


# Flash Memory: Volume II

Flash Memory  
Cards  
Flash ATA  
Drives  
Flash  
Automotive  
Components



intel®





## LITERATURE

To order Intel literature or obtain literature pricing information in the U.S. and Canada call or write Intel Literature Sales. In Europe and other international locations, please contact your **local** sales office or distributor.

**INTEL LITERATURE SALES**  
P.O. Box 7641  
Mt. Prospect, IL 60056-7641

**In the U.S. and Canada**  
call toll free  
(800) 548-4725

*This 800 number is for external customers only.*

### CURRENT HANDBOOKS

Product line handbooks contain data sheets, application notes, article reprints and other design information. All handbooks can be ordered individually, and most are available in a pre-packaged set in the U.S. and Canada.

Title	Intel Order Number	ISBN
<b>SET OF FOURTEEN HANDBOOKS</b> (Available in U.S. and Canada)	<b>231003</b>	<b>N/A</b>
<b>CONTENTS LISTED BELOW FOR INDIVIDUAL ORDERING:</b>		
<b>CONNECTIVITY</b>	231658	1-55512-202-7
<b>EMBEDDED MICROCONTROLLERS</b>	270646	1-55512-203-5
<b>EMBEDDED MICROPROCESSORS</b>	272396	1-55512-204-3
<b>FLASH MEMORY</b> (2 volume set)	210830	1-55512-214-0
<b>MICROPROCESSORS, VOL. 1:</b> <b>Intel386™ 80286 &amp; 8086 MICROPROCESSORS</b>	230843	1-55512-196-9
<b>MICROPROCESSORS, VOL. 2:</b> <b>Intel486™ MICROPROCESSORS</b>	241731	1-55512-197-7
<b>MICROPROCESSORS, VOL. 3:</b> <b>PENTIUM™ PROCESSORS</b>	241732	1-55512-198-5
<b>i750®, i860™, i960® PROCESSORS AND RELATED PRODUCTS</b>	272084	1-55512-217-5
<b>OEM BOARDS, SYSTEMS &amp; SOFTWARE</b>	280407	1-55512-201-9
<b>PACKAGING</b>	240800	1-55512-208-6
<b>PERIPHERAL COMPONENTS</b>	296467	1-55512-207-8
<b>PRODUCT OVERVIEW</b>	210846	N/A
<b>PROGRAMMABLE LOGIC</b>	296083	1-55512-206-X
<b>NETWORKING</b>	297360	1-55512-220-5
<b>ADDITIONAL LITERATURE:</b> (Not included in handbook set)		
<b>AUTOMOTIVE PRODUCTS</b>	231792	1-55512-212-4
<b>COMPONENTS QUALITY/RELIABILITY</b>	210997	1-55512-132-2
<b>CUSTOMER LITERATURE GUIDE</b>	210620	N/A
<b>EMBEDDED APPLICATIONS (1993/94)</b>	270648	1-55512-179-9
<b>INTERNATIONAL LITERATURE GUIDE</b> (Available in Europe only)	E00029	N/A
<b>MILITARY AND SPECIAL PRODUCTS</b> (2 volume set)	210461	1-55512-213-2
<b>SYSTEMS QUALITY/RELIABILITY</b>	231762	1-55512-046-6



## Flash Memory: Volume II

In today's vast array of semiconductor memory choices, the design engineer's job is to match memory characteristics to the application. Since 1971, Intel has offered a variety of memory devices to suit a wide range of applications. The most compelling of these is flash memory – a technology which Intel has remained the market-share leader for over six years.

Because of their inherent features, Intel's Flash Memory products are dramatically altering traditional computer memory solutions. Today's hand-held palmtop computers, personal organizers and notebook PCs need a solid-state storage technology that provides the optimum combination of performance, size, weight, low power and shock resistance demanded by today's mobile computer user. As a high density, non-volatile, read/write semiconductor technology, Intel Flash Memory is the ideal memory medium to meet these seemingly competing requirements whether implemented in memory cards, solid-state disks or components.


This handbook is devoted to techniques and information to help design semiconductor memory into an application or system. Informative data sheets provide many comprehensive charts, block diagrams, operating characteristics and programming modes. Application notes provide diagrams and hardware design information; relevant article reprints are also included.



Order Number: 210830-013  
Printed in USA/194/30K/RRD/CC  
Memory Products



ISBN 1-55512-214-0



9 781555 122140

90000





## FLASH MEMORY VOLUME II

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

1994 In ordering code only and is not used as a product name or trademark of Intel Corporation.

Intel Corporation and Intel's FASTPATH are not affiliated with Inteltek, a division of Exeltek, Inc. or its FASTPATH trademark or products.

\*Other brands and names are the property of their respective owners.

Additional copies of this document or other Intel literature may be obtained from:

Intel Corporation  
Literature Sales  
P.O. Box 7047  
Mt. Prospect, IL 60059-7047

or call 1-800-879-4683

©1994 INTEL CORPORATION, USA



Intel

## FLASH MEMORY VOLUME II

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

MDS is an ordering code only and is not used as a product name or trademark of Intel Corporation.

Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc. or its FASTPATH trademark or products.

\*Other brands and names are the property of their respective owners.

Additional copies of this document or other Intel literature may be obtained from:

Intel Corporation  
Literature Sales  
P.O. Box 7641  
Mt. Prospect, IL 60056-7641  
or call 1-800-879-4683

©INTEL CORPORATION, 1993

LGCPY1/100693



## DATA SHEET DESIGNATIONS

Intel uses various data sheet markings to designate each phase of the document as it relates to the product. The marking appears in the upper, right-hand corner of the data sheet. The following is the definition of these markings:

<b>Data Sheet Marking</b>	<b>Description</b>
Product Preview	Contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product becomes available.
Advanced Information	Contains information on products being sampled or in the initial production phase of development.*
Preliminary	Contains preliminary information on new products in production.*
No Marking	Contains information on products in full production.*

\*Specifications within these data sheets are subject to change without notice. Verify with your local Intel sales office that you have the latest data sheet before finalizing a design.







**Memory Overview**

**1**

**Flash Overview**

**2**

**FlashFile™ Components**

**3**

**Boot Block Components**

**4**

**Bulk-Erase Components**

**5**

**Memory Cards**

**6**

**Flash ATA Drives**

**7**

**Automotive Components**

**8**

**Process Engineering Reports**

**9**





**Article Reprints**

**10**

intel.

10

Article Reprints



# Table of Contents

Alphanumeric Index .....	xiv
<b>CHAPTER 1</b>	
<b>Memory Overview</b>	
Intel Memory Technologies .....	1-1
<b>CHAPTER 2</b>	
<b>Flash Overview</b>	
Flash Overview .....	2-1
<b>APPLICATION NOTES</b>	
AP-357 Power Supply Solutions for Flash Memory .....	2-7
AP-374 Flash Memory Write Protection Techniques .....	2-42
AB-29 Flash Memory Applications in Laser Printers .....	2-49
<b>CHAPTER 3</b>	
<b>FlashFile™ Components</b>	
<b>DATA SHEETS</b>	
DD28F032SA 32 Mbit (2 Mbit x 16, 4 Mbit x 8) FlashFile™ Memory .....	3-1
28F016SA 16 Mbit (1 Mbit x 16, 2 Mbit x 8) FlashFile™ Memory .....	3-6
28F008SA 8 Mbit (1 Mbit x 8) FlashFile™ Memory .....	3-49
28F008SA-L 8 Mbit (1 Mbit x 8) FlashFile™ Memory .....	3-77
<b>APPLICATION NOTES</b>	
AP-359 28F008SA Hardware Interfacing .....	3-105
AP-360 28F008SA Software Drivers .....	3-116
AP-362 Implementing Mobile PC Designs Using High Density FlashFile™ Components .....	3-139
AP-364 28F008SA Automation and Algorithms .....	3-194
AP-375 Upgrade Considerations from the 28F008SA to the 28F016SA .....	3-208
AP-377 28F016SA Software Drivers .....	3-221
AP-378 System Optimization Using the Enhanced Features of the 28F016SA .....	3-259
<b>ENGINEERING REPORT</b>	
ER-27 The Intel 28F008SA Flash Memory .....	3-282
<b>SUPPORT TOOLS</b>	
Intel 28F008SA FlashFile™ Memory Evaluation Module D, FLASHEVAL4 Product Brief .....	3-307
<b>CHAPTER 4</b>	
<b>Boot Block Components</b>	
<b>DATA SHEETS</b>	
28F400BX-T/B, 28F004BX-T/B 4 Mbit (256K x 16, 512K x 8) Boot Block Flash Memory Family .....	4-1
28F400BX-TL/BL, 28F004BX-TL/BL 4 Mbit (256K x 16, 512K x 8) Low Power Boot Block Flash Memory Family .....	4-49
28F200BX-T/B, 28F002BX-T/B 2 Mbit (128K x 16, 256K x 8) Boot Block Flash Memory Family .....	4-92
28F200BX-TL/BL, 28F002BX-TL/BL 2 Mbit (128K x 16, 256K x 8) Low Power Boot Block Flash Memory Family .....	4-138
28F001BX-T/28F001BX-B 1M (128K x 8) CMOS Flash Memory .....	4-179
<b>APPLICATION NOTES</b>	
AP-341 Designing an Updatable BIOS Using Flash Memory .....	4-208
AP-363 Extended Flash Bios Concepts for Portable Computers .....	4-251
<b>ENGINEERING REPORTS</b>	
ER-26 The Intel 28F001BX-T and 28F001BX-B Flash Memories .....	4-273
ER-29 The Intel 2/4-Mbit Boot Block Flash Memory Family .....	4-288
<b>SUPPORT TOOLS</b>	
Boot Block Flash: The Next Generation White Paper .....	4-317

## Table of Contents (Continued)

Intel 2/4Mbit Boot Block Flash Memory Evaluation Module (D,FLASHEVAL5) Product Brief .....	4-321
<b>CHAPTER 5</b>	
<b>Bulk-Erase Components</b>	
DATA SHEETS	
28F020 2048K (256K x 8) CMOS Flash Memory .....	5-1
28F010 1024K (128K x 8) CMOS Flash Memory .....	5-33
28F512 512K (64K x 8) CMOS Flash Memory .....	5-64
28F256A 256K (32K x 8) CMOS Flash Memory .....	5-92
APPLICATION NOTES	
AP-316 Using Flash Memory for In-System Reprogrammable Nonvolatile Storage ..	5-117
AP-325 Guide to First Generation Flash Memory Programming .....	5-162
ENGINEERING REPORT	
ER-24 Intel Flash Memory 28F256A, 28F512, 28F010, 28F020 .....	5-184
SUPPORT TOOLS	
Intel Flash Memory Evaluation Kit II (D, FLASHEVAL2) Product Brief .....	5-207
Small Outline Package Physical Dimensions .....	5-209
<b>CHAPTER 6</b>	
<b>Memory Cards</b>	
DATA SHEETS	
Series 2+ Flash Memory Cards, iMC040FLSP .....	6-1
Series 2+ Flash Memory Cards, iMC004FLSP/iMC020FLSP .....	6-6
Series 2 Flash Memory Cards, iMC002/004/010/020FLSA .....	6-37
iMC004FLKA 4-Megabyte Flash Memory Card .....	6-75
iMC002FLKA 2-Mbyte Flash Memory Card .....	6-105
iMC001FLKA 1-Megabyte Flash Memory Card .....	6-135
APPLICATION NOTES	
AP-343 Solutions for High Density Applications Using Intel Flash Memory .....	6-165
AP-361 Implementing the Integrated Registers of the Series 2 Flash Memory Card ..	6-195
AB-56 Preparing for the Next Generation Intel Flash Memory Card .....	6-212
SUPPORT TOOLS	
Intel FlashFile™ Memory-The Key to Diskless Mobile PCs .....	6-220
Intel ExCAT™ Hardware Developer's Kit Product Brief .....	6-226
<b>CHAPTER 7</b>	
<b>Flash ATA Drive</b>	
Flash Drive iFD005P2SA/iFD010P2SA .....	7-1
iFD005P2SA/010P2SA Flash Drive Product Brief .....	7-32
<b>CHAPTER 8</b>	
<b>Automotive Components</b>	
A28F400BX-T/B 4-Mbit (256K x 16,512K x 8) Boot Block Flash Memory Family (Automotive) .....	8-1
A28F200BX-T/B 2-Mbit (128K x 16, 256K x 8) Boot Block Flash Memory Family (Automotive) .....	8-35
A28F010 1024K (128 x 8) CMOS Flash Memory (Automotive) .....	8-68
A28F512 512K (64K x 8) CMOS Flash Memory (Automotive) .....	8-91
A28F256A 256K (32K x 8) CMOS Flash Memory (Automotive) .....	8-115
<b>CHAPTER 9</b>	
<b>Process Engineering Reports</b>	
ER-20 ETOX™ II Flash Memory Technology .....	9-1
ER-28 ETOX™ III Flash Memory Technology .....	9-6



## Table of Contents (Continued)

ER-33 ETOX™ IV Flash Memory Technology: Insight to Intel's Fourth Generation Process Innovation .....	9-19
<b>CHAPTER 10</b>	
<b>Article Reprints</b>	
AR-710 Flash Solid-State Drive with 6MB/s Read/Write Channel and Data Compression .....	10-1
AR-711 Flash: Big News in Storage? .....	10-4
AR-715 Flash Memory: Meeting the Needs of Mobile Computing .....	10-8
AR-716 Flash Memory for Top Speeds in Mobile Computing Applications .....	10-16
AR-717 The Many Facets of Flash Memory .....	10-18
AR-718 Standardizing on a Flash File System .....	10-27
AR-723 Interfacing BootBlock Flash Memories to the MCS® 96 Family .....	10-31

# Alphanumeric Index

28F001BX-T/28F001BX-B 1M (128K x 8) CMOS Flash Memory .....	4-179
28F008SA 8 Mbit (1 Mbit x 8) FlashFile™ Memory .....	3-49
28F008SA-L 8 Mbit (1 Mbit x 8) FlashFile™ Memory .....	3-77
28F010 1024K (128K x 8) CMOS Flash Memory .....	5-33
28F016SA 16 Mbit (1 Mbit x 16, 2 Mbit x 8) FlashFile™ Memory .....	3-6
28F020 2048K (256K x 8) CMOS Flash Memory .....	5-1
28F200BX-T/B, 28F002BX-T/B 2 Mbit (128K x 16, 256K x 8) Boot Block Flash Memory Family .....	4-92
28F200BX-TL/BL, 28F002BX-TL/BL 2 Mbit (128K x 16, 256K x 8) Low Power Boot Block Flash Memory Family .....	4-138
28F256A 256K (32K x 8) CMOS Flash Memory .....	5-92
28F400BX-T/B, 28F004BX-T/B 4 Mbit (256K x 16, 512K x 8) Boot Block Flash Memory Family .....	4-1
28F400BX-TL/BL, 28F004BX-TL/BL 4 Mbit (256K x 16, 512K x 8) Low Power Boot Block Flash Memory Family .....	4-49
28F512 512K (64K x 8) CMOS Flash Memory .....	5-64
A28F010 1024K (128 x 8) CMOS Flash Memory (Automotive) .....	8-68
A28F200BX-T/B 2-Mbit (128K x 16, 256K x 8) Boot Block Flash Memory Family (Automotive) .....	8-35
A28F256A 256K (32K x 8) CMOS Flash Memory (Automotive) .....	8-115
A28F400BX-T/B 4-Mbit (256K x 16, 512K x 8) Boot Block Flash Memory Family (Automotive) .....	8-1
A28F512 512K (64K x 8) CMOS Flash Memory (Automotive) .....	8-91
AB-29 Flash Memory Applications in Laser Printers .....	2-49
AB-56 Preparing for the Next Generation Intel Flash Memory Card .....	6-212
AP-316 Using Flash Memory for In-System Reprogrammable Nonvolatile Storage .....	5-117
AP-325 Guide to First Generation Flash Memory Programming .....	5-162
AP-341 Designing an Updatable BIOS Using Flash Memory .....	4-208
AP-343 Solutions for High Density Applications Using Intel Flash Memory .....	6-165
AP-357 Power Supply Solutions for Flash Memory .....	2-7
AP-359 28F008SA Hardware Interfacing .....	3-105
AP-360 28F008SA Software Drivers .....	3-116
AP-361 Implementing the Integrated Registers of the Series 2 Flash Memory Card .....	6-195
AP-362 Implementing Mobile PC Designs Using High Density FlashFile™ Components ...	3-139
AP-363 Extended Flash Bios Concepts for Portable Computers .....	4-251
AP-364 28F008SA Automation and Algorithms .....	3-194
AP-374 Flash Memory Write Protection Techniques .....	2-42
AP-375 Upgrade Considerations from the 28F008SA to the 28F016SA .....	3-208
AP-377 28F016SA Software Drivers .....	3-221
AP-378 System Optimization Using the Enhanced Features of the 28F016SA .....	3-259
AR-710 Flash Solid-State Drive with 6MB/s Read/Write Channel and Data Compression ..	10-1
AR-711 Flash: Big News in Storage? .....	10-4
AR-715 Flash Memory: Meeting the Needs of Mobile Computing .....	10-8
AR-716 Flash Memory for Top Speeds in Mobile Computing Applications .....	10-16
AR-717 The Many Facets of Flash Memory .....	10-18
AR-718 Standardizing on a Flash File System .....	10-27
AR-723 Interfacing BootBlock Flash Memories to the MCS® 96 Family .....	10-31
Boot Block Flash: The Next Generation White Paper .....	4-317
DD28F032SA 32 Mbit (2 Mbit x 16, 4 Mbit x 8) FlashFile™ Memory .....	3-1
ER-20 ETOX™ II Flash Memory Technology .....	9-1
ER-24 Intel Flash Memory 28F256A, 28F512, 28F010, 28F020 .....	5-184
ER-26 The Intel 28F001BX-T and 28F001BX-B Flash Memories .....	4-273
ER-27 The Intel 28F008SA Flash Memory .....	3-282
ER-28 ETOX™ III Flash Memory Technology .....	9-6

## Alphanumeric Index (Continued)

ER-29 The Intel 2/4-Mbit Boot Block Flash Memory Family .....	4-288
ER-33 ETOX™ IV Flash Memory Technology: Insight to Intel's Fourth Generation Process Innovation .....	9-19
Flash Drive iFD005P2SA/iFD010P2SA .....	7-1
Flash Overview .....	2-1
iFD005P2SA/010P2SA Flash Drive Product Brief .....	7-32
iMC001FLKA 1-Megabyte Flash Memory Card .....	6-135
iMC002FLKA 2-Mbyte Flash Memory Card .....	6-105
iMC004FLKA 4-Megabyte Flash Memory Card .....	6-75
Intel 28F008SA FlashFile™ Memory Evaluation Module D, FLASHEVAL4 Product Brief ...	3-307
Intel 2/4Mbit Boot Block Flash Memory Evaluation Module (D,FLASHEVAL5) Product Brief .....	4-321
Intel ExCATM Hardware Developer's Kit Product Brief .....	6-226
Intel Flash Memory Evaluation Kit II (D, FLASHEVAL2) Product Brief .....	5-207
Intel FlashFile™ Memory-The Key to Diskless Mobile PCs .....	6-220
Intel Memory Technologies .....	1-1
Series 2 Flash Memory Cards, iMC002/004/010/020FLSA .....	6-37
Series 2 + Flash Memory Cards, iMC004FLSP/iMC020FLSP .....	6-6
Series 2 + Flash Memory Cards, iMC040FLSP .....	6-1
Small Outline Package Physical Dimensions .....	5-209







# Memory Cards

6

6



# SERIES 2+ FLASH MEMORY CARDS 40 MEGABYTES


IMC040FLSP

- Single Power Supply Operation
- Automatically Reconfigures for 3.3V and 5V Systems
- 150 ns Maximum Access Time with 13 MB/S Read Throughput
- High Performance Random Writes
  - 0.85 MB/S Sustained Throughput
  - 1 KB Burst Write @ 10 MB/S
- PCMCIA 2.0/JEIDA 4.1 Compatible
- PCMCIA Type 1 Form Factor

- Revolutionary Architecture
  - Pipelined Command Execution
  - Write During Erase
  - Series 2 Command Superset
- 50  $\mu$ A Typical Deep PowerDown
- State-of-the-Art 0.6  $\mu$ m ETOX IV Flash Technology
- 1 Million Erase Cycles per Block
- 640 Independent Lockable Blocks

Intel's Series 2+ Flash Memory Card sets the new record for high-performance disk emulation and XIP applications in mobile PC's and dedicated equipment. Manufactured with Intel's DD28F032SA 32-Mbit FlashFile™ Memory, this card takes advantage of a revolutionary architecture that provides innovative capabilities, low power operation and very high read/write performance.

The Series 2+ Card provides today's highest density, highest performance non-volatile read/write solution for solid-state storage applications. These applications are further enhanced with this product's symmetrically blocked architecture, extended MTBF, low power 3.3V operation, built-in  $V_{PP}$  generator, and multiple block-locking methods. The Series 2+ Card's dual read and write voltages allow interchange between 3.3V and 5V systems.



290512-2

ETOX and FlashFile™ are trademarks of Intel Corporation.

## PRODUCT OVERVIEW

The 40 Megabyte, Series 2+ Flash Memory Cards contain a flash memory array that consists of 10 DD28F032SA TSOP memory devices. Each DD28F032SA, encapsulating two 28F016SA devices, contains sixty-four distinct, individually-erasable, 64 Kbyte blocks; therefore, the cards contain 640 device blocks.

The Series 2+ Card offers additional product features to those of the Series 2 Card product family (refer to the iMC002FLSA, iMC004FLSA, iMC010FLSA, and iMC020FLSA data sheets). Some of the more notable card-level enhancements include: single power supply operation at either 3.3V or 5V and page buffers to increase write performance.

The card incorporates  $V_{CC}$  and  $V_{PP}$  detect circuitry, referred to as SmartPower, to sense the voltage level present at the card interface. The card's control logic automatically configures its circuitry and the DD28F032SA memory array accordingly. The Card Information Structure reports that the card is 3.3V or 5V compatible. The card also detects the presence of 12V on the socket  $V_{PP}$  pin and passes this supply to each DD28F032SA. When 12V is unavailable, the card generates the required  $V_{PP}$  via its integrated  $V_{PP}$ -generation circuitry, whether  $V_{CC}$  is 3.3V or 5V.

At the device level, internal algorithm automation allows write and block erase operations to be executed using a two-write command sequence in the same way as the 28F008SA FlashFile memory in the Series 2 Card. A superset of commands and additional performance enhancements have been added to the basic 28F008SA command-set:

- **Page buffer writes to flash** result in 4 times faster writes than Series 2 Cards.
- **Command queuing** permits the devices to receive new commands during the execution of the current command.
- **Automatic data writes during erase** allows the DD28F032SA to perform write operations to one block of memory while performing an erase on another block.
- **Software locking of memory blocks** provides a means to selectively protect code or data within the card.
- **Erase all unlocked blocks** provides a quick and simple method to sequentially erase the blocks within a DD28F032SA.

Each block of the DD28F032SA can be written and erased a minimum of 100,000 cycles. The Series 2+ Card can achieve 1 million Block Erase Cycles by providing wear-leveling algorithms and graceful

block retirement. These techniques, analogous to those used in hard disk drives, have already been employed in many flash file systems.

The Series 2+ Card has two means for putting its flash devices into a *Deep-Sleep* mode for reduced power consumption: 1) Write to the card's PCMCIA-compatible Configuration and Status Register to activate a Reset-PowerDown to all devices simultaneously; 2) Issue a command to individual devices, referred to as the software-controlled *Deep-Sleep* mode. Using this approach, the device will retain status register contents and finish any operation in progress.

The card achieves its PCMCIA-compatible word-wide access by pairing the DD28F032SA devices resulting in an accessible memory block size of 64 KWords. The card's decoding logic (contained within its ASICs) allows the system to write or read one word at a time, or one byte at a time by referencing the high or low byte. Erasure can be performed on the entire block pair (high and low device block simultaneously) or on the high or low byte portion separately. Although the DD28F032SA supports byte or word-wide data access, the byte interface was utilized within the card to allow the delivery of higher performance benefits (such as the doubling of the effective page buffer size).

The Series 2+ Card's ASICs also contain the Card Information Structure and the Component Management Registers that provide five control functions—Ready-Busy mode selection, software-controlled write protection, card status, voltage-control and status, and soft reset.

The memory card interface supports the Personal Computer Memory Card Industry Association (PCMCIA 2.01) and Japanese Electronics Industry Development Association (JEIDA 4.1) 68-pin card format. The Series 2+ Flash Card meets all PCMCIA/JEIDA Type 1 mechanical specifications.

## SERIES 2+ CARD ARCHITECTURE OVERVIEW

As depicted in Figure 1, the Series 2+ Card consists of three major functional elements—the DD28F032SA Flash Memory array, card control logic and SmartPower circuitry. The card control logic handles the interface between the flash memory array and the host system's PCMCIA signals. The SmartPower circuitry provides the card's integrated  $V_{PP}$  generator and a means for detecting the socket's voltage levels.




Figure 1. Series 2+ Card Block Diagram showing Major Functional Elements including the Card's Control Logic, Smart Power Circuitry and the DD28F032SA Flash Memory Components

62	BVD <sub>2</sub>	O	Batt. Volt. Det. 2	LOW
63	BVD <sub>1</sub>	O	Batt. Volt. Det. 1	LOW
64	DO <sub>6</sub>	VO	Data Bit 6	
65	DO <sub>5</sub>	VO	Data Bit 5	
66	DO <sub>4</sub>	VO	Data Bit 4	
67	DO <sub>3</sub>	VO	Data Bit 3	
68	DO <sub>2</sub>	VO	Data Bit 2	
69	DO <sub>1</sub>	VO	Data Bit 1	
70	DO <sub>0</sub>	VO	Data Bit 0	
71	WP	O	Write Protect	HIGH
72	CD <sub>2</sub>	O	Card Detect 2	LOW
73	CD <sub>1</sub>	O	Card Detect 1	LOW
74	GND		Ground	



The Series 2+ Card signals comply with the PCMCIA specification, as shown in Table 1. Table 2 describes the functionality of these signals.

**Table 1. Series 2+ Flash Memory Card Signals**

Pin	Signal	I/O	Function	Active	Pin	Signal	I/O	Function	Active
1	GND		Ground		35	GND		Ground	
2	DQ <sub>3</sub>	I/O	Data Bit 3		36	CD <sub>1</sub> #	O	Card Detect 1	LOW
3	DQ <sub>4</sub>	I/O	Data Bit 4		37	DQ <sub>11</sub>	I/O	Data Bit 11	
4	DQ <sub>5</sub>	I/O	Data Bit 5		38	DQ <sub>12</sub>	I/O	Data Bit 12	
5	DQ <sub>6</sub>	I/O	Data Bit 6		39	DQ <sub>13</sub>	I/O	Data Bit 13	
6	DQ <sub>7</sub>	I/O	Data Bit 7		40	DQ <sub>14</sub>	I/O	Data Bit 14	
7	CE <sub>1</sub> #	I	Card Enable 1	LOW	41	DQ <sub>15</sub>	I/O	Data Bit 15	
8	A <sub>10</sub>	I	Address Bit 10		42	CE <sub>2</sub> #	I	Card Enable 2	LOW
9	OE#	I	Output Enable	LOW	43	VS <sub>1</sub>	O	Voltage Sense 1	
10	A <sub>11</sub>	I	Address Bit 11		44	RFU		Reserved	
11	A <sub>9</sub>	I	Address Bit 9		45	RFU		Reserved	
12	A <sub>8</sub>	I	Address Bit 8		46	A <sub>17</sub>	I	Address Bit 17	
13	A <sub>13</sub>	I	Address Bit 13		47	A <sub>18</sub>	I	Address Bit 18	
14	A <sub>14</sub>	I	Address Bit 14		48	A <sub>19</sub>	I	Address Bit 19	
15	WE#	I	Write Enable	LOW	49	A <sub>20</sub>	I	Address Bit 20	
16	RDY/BSY#		Ready-Busy	LOW	50	A <sub>21</sub>	I	Address Bit 21	
17	V <sub>CC</sub>		Supply Voltage		51	V <sub>CC</sub>		Supply Voltage	
18	V <sub>PP1</sub>		Supply Voltage		52	V <sub>PP2</sub>		Supply Voltage	
19	A <sub>16</sub>	I	Address Bit 16		53	A <sub>22</sub>	I	Address Bit 22	
20	A <sub>15</sub>	I	Address Bit 15		54	A <sub>23</sub>	I	Address Bit 23	
21	A <sub>12</sub>	I	Address Bit 12		55	A <sub>24</sub>	I	Address Bit 24	
22	A <sub>7</sub>	I	Address Bit 7		56	A <sub>25</sub>		Address Bit 25	
23	A <sub>6</sub>	I	Address Bit 6		57	VS <sub>2</sub>	O	Voltage Sense 2	N.C.
24	A <sub>5</sub>	I	Address Bit 5		58	RST	I	Reset	HIGH
25	A <sub>4</sub>	I	Address Bit 4		59	WAIT#	O	Extend Bus Cycle	LOW
26	A <sub>3</sub>	I	Address Bit 3		60	RFU		Reserved	
27	A <sub>2</sub>	I	Address Bit 2		61	REG#	I	Register Select	LOW
28	A <sub>1</sub>	I	Address Bit 1		62	BVD <sub>2</sub>	O	Batt. Volt Det 2	
29	A <sub>0</sub>	I	Address Bit 0		63	BVD <sub>1</sub>	O	Batt. Volt Det 1	
30	DQ <sub>0</sub>	I/O	Data Bit 0		64	DQ <sub>8</sub>	I/O	Data Bit 8	
31	DQ <sub>1</sub>	I/O	Data Bit 1		65	DQ <sub>9</sub>	I/O	Data Bit 9	
32	DQ <sub>2</sub>	I/O	Data Bit 2		66	DQ <sub>10</sub>	I/O	Data Bit 10	
33	WP	O	Write Protect	HIGH	67	CD <sub>2</sub> #	O	Card Detect 2	LOW
34	GND		Ground		68	GND		Ground	

**Table 2. Series 2+ Flash Memory Card Signal Descriptions**

Symbol	Type	Description
A <sub>0</sub> –A <sub>25</sub>	I	<b>ADDRESS INPUTS:</b> A <sub>0</sub> through A <sub>25</sub> are address bus lines which enable direct addressing of 64 megabytes of memory on a card. A <sub>0</sub> is not used in word access. A <sub>25</sub> is the most significant bit.
DQ <sub>0</sub> –DQ <sub>15</sub>	I/O	<b>DATA INPUT/OUTPUT:</b> DQ <sub>0</sub> through DQ <sub>15</sub> constitute the bidirectional data bus. DQ <sub>15</sub> is the most significant bit.
CE <sub>1</sub> #, CE <sub>2</sub> #	I	<b>CARD ENABLE 1, 2:</b> CE <sub>1</sub> # enables even bytes, CE <sub>2</sub> # enables odd bytes. Multiplexing A <sub>0</sub> , CD <sub>1</sub> # and CD <sub>2</sub> # allows 8-bit hosts to access all data on DQ <sub>0</sub> through DQ <sub>7</sub> .
OE #	I	<b>OUTPUT ENABLE:</b> Active low signal gating read data from the memory card.
WE #	I	<b>WRITE ENABLE:</b> Active low signal gating write data to the memory card.
RDY/BSY #	O	<b>READY/BUSY OUTPUT:</b> Indicates status of internally timed erase or write activities. A high output indicates the memory card is ready to accept accesses. A low output indicates that a device(s) in the memory card is(are) busy with internally timed activities.
CD <sub>1</sub> #, CD <sub>2</sub> #	O	<b>CARD DETECT 1, 2:</b> These signals provide for correct card insertion detection. They are positioned at opposite ends of the card to detect proper alignment. The signals are connected to ground internally on the memory card and will be forced low whenever a card is placed in the socket. The host socket interface circuitry shall supply 10K or larger pull-up resistors on these signal pins.
WP	O	<b>WRITE PROTECT:</b> Write Protect reflects the status of the Write-Protect switch on the memory card. WP set high = write protected, providing internal hardware write lockout to the flash array.
V <sub>PP1</sub> , V <sub>PP2</sub>		<b>WRITE/ERASE POWER SUPPLY:</b> (12V nominal) for erasing memory array blocks or writing data in the array. They must be 12V to perform an erase/write operation, when not using the card's integrated V <sub>PP</sub> generator. These signals may be disconnected but are required for ExCA compliance.
V <sub>CC</sub>		<b>CARD POWER SUPPLY:</b> (3.3V/5V nominal) for all internal circuitry.
GND	I	<b>GROUND</b> for all internal circuitry.
REG #	I	<b>REGISTER SELECT:</b> provides access to Series 2+ Flash Memory Card registers and Card Information Structure in the Attribute Memory Plane.
RST	I	<b>RESET</b> from system, active high. Places card in Power-On Default State.
WAIT #	O	<b>WAIT: (Extend Bus Cycle)</b> Used by Intel's I/O cards and is driven high.
BVD <sub>1</sub> , BVD <sub>2</sub>	O	<b>BATTERY VOLTAGE DETECT:</b> Upon completion of the power on reset cycle, these signals are driven high to maintain SRAM-card compatibility.
VS <sub>1</sub> , VS <sub>2</sub>	O	<b>VOLTAGE SENSE:</b> Signals notify the host socket of the card's V <sub>CC</sub> requirements. VS <sub>1</sub> is grounded and VS <sub>2</sub> open indicates a 3.3V/5V card as depicted in the CIS.
RFU		<b>RESERVED FOR FUTURE USE.</b>
N.C.		<b>NO INTERNAL CONNECTION.</b> Pin may be driven or left floating.



## SERIES 2+ FLASH MEMORY CARDS 4 and 20 Megabytes

iMC004FLSP, iMC020FLSP

- Single Power Supply Operation
- Automatically Reconfigures for 3.3V and 5V Systems
- 150 ns Maximum Access Time with 13 MB/S Read Throughput
- High Performance Random Writes
  - 0.85 MB/S Sustained Throughput
  - 1 KB Burst Write @ 10 MB/S
- PCMCIA 2.0/JEIDA 4.1 Compatible
- PCMCIA Type 1 Form Factor
- Revolutionary Architecture
  - Pipelined Command Execution
  - Write During Erase
  - Series 2 Command Superset
- 12  $\mu$ A Typical Deep Powerdown
- State-of-the Art 0.6  $\mu$ m ETOX IV Flash Technology
- 1 Million Erase Cycles per Block
- 320 Independent Lockable Blocks

Intel's Series 2+ Flash Memory Card sets the new record for high-performance disk emulation and XIP applications in mobile PC's and dedicated equipment. Manufactured with Intel's 28F016SA 16-Mbit FlashFile™ Memory, this card takes advantage of a revolutionary architecture that provides innovative capabilities, low power operation and very high read/write performance.

The Series 2+ Card provides today's highest density, highest performance non-volatile read/write solution for solid-state storage applications. These applications are further enhanced with this product's symmetrically blocked architecture, extended MTBF, low power 3.3V operation, built-in V<sub>pp</sub> generator, and multiple block-locking methods. The Series 2+ Card's dual read and write voltages allow interchange between 3.3V and 5V systems.



ETOX and FlashFile™ are trademarks of Intel Corporation.

290491-8



# Series 2+ Flash Memory Cards

CONTENTS	PAGE
SCOPE OF DOCUMENT	6-8
PRODUCT OVERVIEW	6-8
ARCHITECTURE OVERVIEW	6-9
Block Diagram	6-9
Card Pinout and Pin Descriptions	6-10
Address Decode Logic	6-12
Data Control Logic	6-12
Component Management Registers	6-13
Smart Power Circuitry	6-14
DEVICE COMMAND SET	6-14
Series 2+ Command Set	6-14
Command Bus Cycle Definitions (28F008SA-Compatible Mode)	6-15
Command Bus Cycle Definitions (Performance Enhancement Mode)	6-16
DEVICE STATUS REGISTERS	6-17
Compatible Status Register (CSR)	6-17
Global Status Register (GSR)	6-17
Block Status Register (BSR)	6-18
PCMCIA CARD INFORMATION STRUCTURE	6-18
SYSTEM DESIGN CONSIDERATIONS	6-21
Power Supply Decoupling	6-21
Power Up/Down Protection	6-21
Hot Insertion/Removal	6-21

CONTENTS	PAGE
OPERATION SPECIFICATIONS	6-22
Absolute Maximum Ratings	6-22
Operating Conditions	6-22
DC CHARACTERISTICS	6-22
General	6-22
$V_{CC} = 5V, V_{PP} = 12V$	6-23
$V_{CC} = 5V, V_{PP} = 0V$	6-24
$V_{CC} = 3.3V, V_{PP} = 12V$	6-25
$V_{CC} = 3.3V, V_{PP} = 0V$	6-26
AC CHARACTERISTICS	6-27
Common and Attribute Memory: Read- Only Operations	6-27
Common and Attribute Memory: Write Operations	6-29
Common and Attribute Memory: CE # Controlled Write Operations	6-31
ORDERING INFORMATION	6-31
Power-Up/Power-Down	6-33
CAPACITANCE	6-34
OPERATION TIMINGS	6-34
PACKAGING	6-35

The memory card interface supports the Personal Computer Memory Card Industry Association (PCMCIA 3.0) and Japanese Electronics Industry Development Association (JEIDA 4.1) 88-pin card format. The Series 2+ Flash Card meets all PCMCIA/JEIDA Type I mechanical specifications.

At the device level, internal algorithm automation allows write and block erase operations to be executed using a two-write command sequence in the same way as the 28F008SA Flash memory in the Series 2 Card. A subset of commands and additional performance enhancements have been added to the basic 28F008SA command set.

\* Page buffer writes to flash results in writes up to 4 times faster than Series 2 Cards.

## SCOPE OF DOCUMENT

The documentation for Intel's Series 2+ Flash Memory Card includes this data sheet and a detailed design guide. The data sheet provides all AC and DC characteristics (including timing waveforms) and a convenient reference for the device command set and the card's integrated registers (including the 28F016SA's status registers). The design guide (order number 297373-001) provides a complete description of the methods for using the card. It also contains the full list of software algorithms and flowcharts and a section for upgrading from Intel's Series 2 Flash Memory Cards.

## PRODUCT OVERVIEW

The 4 and 20 Megabyte, Series 2+ Flash Memory Cards contain a flash memory array that consists of 2 to 10 28F016SA TSOP memory devices, respectively. Each 28F016SA contains 32 distinct, individually-erasable, 64 Kbyte blocks; therefore, the cards contain 64 and 320 device blocks, respectively.

The Series 2+ Card offers additional product features to those of the Series 2 Card product family (refer to the iMC002FLSA, iMC004FLSA, iMC010FLSA, and iMC020FLSA data sheets). Some of the more notable card-level enhancements include: interchangeable operation at 3.3V or 5V and internal V<sub>PP</sub> generation.

The card incorporates V<sub>CC</sub> detect circuitry, referred to as SmartPower, to sense the voltage level present at the card interface. The card's control logic automatically configures its circuitry and the 28F016SA memory array accordingly. The Card Information Structure reports that the card is 3.3V or 5V compatible. The card also detects the presence of 12V on the socket V<sub>PP</sub> pin and passes this supply to each 28F016SA. When 12V are unavailable, the card generates the required V<sub>PP</sub> via its internal V<sub>PP</sub>-generation circuitry, whether V<sub>CC</sub> is 3.3V or 5V.

At the device level, internal algorithm automation allows write and block erase operations to be executed using a two-write command sequence in the same way as the 28F008SA FlashFile memory in the Series 2 Card. A superset of commands and additional performance enhancements have been added to the basic 28F008SA command-set:

- **Page buffer writes to flash** results in writes up to 4 times faster than Series 2 Cards.

- **Command queuing** permits the devices to receive new commands during the execution of the current command.
- **Automatic data writes during erase** allows the 28F016SA to perform write operations to one block of memory while performing an erase on another block.
- **Software locking of memory blocks** provides a means to selectively protect code or data within the card.
- **Erase all unlocked blocks** provides a quick and simple method to sequentially erase the blocks within a 28F016SA.

The Series 2+ Card has two means for putting its flash devices into a *Deep-Sleep* mode for reduced power consumption: 1) Issue a command to individual devices, referred to as the software-controlled *Deep-Sleep* mode. Using this approach the device will retain status register contents and finish any operation in progress: 2) Write to the card's PCMCIA-compatible Configuration and Status Register to activate a Reset-PowerDown to all devices simultaneously.

The card achieves its PCMCIA-compatible word-wide access by pairing the 28F016SA devices resulting in an accessible memory block size of 64 KWords. The card's decoding logic (contained within its ASICs) allows the system to write or read one word at a time, or one byte at a time by referencing the high or low byte. Erasure can be performed on the entire block pair (high and low device block simultaneously) or on the high or low byte portion separately. Although the 28F016SA supports byte or word-wide data access, the byte interface was utilized within the card to allow the delivery of higher performance benefits (such as the doubling of the effective page buffer size).

The Series 2+ Card's ASICs also contain the Component Management Registers that provide five control functions—Ready-Busy mode selection, software-controlled write protection, card status, voltage-control and status, and soft reset.

The memory card interface supports the Personal Computer Memory Card Industry Association (PCMCIA 2.01) and Japanese Electronics Industry Development Association (JEIDA 4.1) 68-pin card format. The Series 2+ Flash Card meets all PCMCIA/JEIDA Type 1 mechanical specifications.

# SERIES 2+ ARCHITECTURE OVERVIEW

As depicted in Figure 1, the Series 2+ Card consists of three major functional elements—the 28F016SA Flash Memory array, card control logic and SmartPower circuitry. The card control logic

handles the interface between the flash memory array and the host system's PCMCIA signals. The Smart Power circuitry provides the card's integrated Vpp generator and a means for detecting the socket's voltage levels.




Figure 1. Series 2+ Card Block Diagram Showing Major Functional Elements Including the Card's Control Logic, Smart Power Circuitry and the 28F016SA Flash Memory Components



The Series 2+ Card signals comply with the PCMCIA specification, as shown in Table 1. Table 2 describes the functionality of these signals.

**Table 1. Series 2+ Flash Memory Card Signals**

Pin	Signal	I/O	Function	Active
1	GND		Ground	
2	DQ <sub>3</sub>	I/O	Data Bit 3	
3	DQ <sub>4</sub>	I/O	Data Bit 4	
4	DQ <sub>5</sub>	I/O	Data Bit 5	
5	DQ <sub>6</sub>	I/O	Data Bit 6	
6	DQ <sub>7</sub>	I/O	Data Bit 7	
7	CE <sub>1</sub> #	I	Card Enable 1	LOW
8	A <sub>10</sub>	I	Address Bit 10	
9	OE #	I	Output Enable	LOW
10	A <sub>11</sub>	I	Address Bit 11	
11	A <sub>9</sub>	I	Address Bit 9	
12	A <sub>8</sub>	I	Address Bit 8	
13	A <sub>13</sub>	I	Address Bit 13	
14	A <sub>14</sub>	I	Address Bit 14	
15	WE #	I	Write Enable	LOW
16	RDY/BSY #		Ready-Busy	LOW
17	V <sub>CC</sub>		Supply Voltage	
18	V <sub>PP1</sub>		Supply Voltage	
19	A <sub>16</sub>	I	Address Bit 16	
20	A <sub>15</sub>	I	Address Bit 15	
21	A <sub>12</sub>	I	Address Bit 12	
22	A <sub>7</sub>	I	Address Bit 7	
23	A <sub>6</sub>	I	Address Bit 6	
24	A <sub>5</sub>	I	Address Bit 5	
25	A <sub>4</sub>	I	Address Bit 4	
26	A <sub>3</sub>	I	Address Bit 3	
27	A <sub>2</sub>	I	Address Bit 2	
28	A <sub>1</sub>	I	Address Bit 1	
29	A <sub>0</sub>	I	Address Bit 0	
30	DQ <sub>0</sub>	I/O	Data Bit 0	
31	DQ <sub>1</sub>	I/O	Data Bit 1	
32	DQ <sub>2</sub>	I/O	Data Bit 2	
33	WP	O	Write Protect	HIGH
34	GND		Ground	

Pin	Signal	I/O	Function	Active
35	GND		Ground	
36	CD <sub>1</sub> #	O	Card Detect 1	LOW
37	DQ <sub>11</sub>	I/O	Data Bit 11	
38	DQ <sub>12</sub>	I/O	Data Bit 12	
39	DQ <sub>13</sub>	I/O	Data Bit 13	
40	DQ <sub>14</sub>	I/O	Data Bit 14	
41	DQ <sub>15</sub>	I/O	Data Bit 15	
42	CE <sub>2</sub> #	I	Card Enable 2	LOW
43	VS <sub>1</sub>	O	Voltage Sense 1	
44	RFU		Reserved	
45	RFU		Reserved	
46	A <sub>17</sub>	I	Address Bit 17	
47	A <sub>18</sub>	I	Address Bit 18	
48	A <sub>19</sub>	I	Address Bit 19	
49	A <sub>20</sub>	I	Address Bit 20	
50	A <sub>21</sub>	I	Address Bit 21	
51	V <sub>CC</sub>		Supply Voltage	
52	V <sub>PP2</sub>		Supply Voltage	
53	A <sub>22</sub>	I	Address Bit 22	
54	A <sub>23</sub>	I	Address Bit 23	
55	A <sub>24</sub>	I	Address Bit 24	
56	A <sub>25</sub>	I	Address Bit 25	
57	VS <sub>2</sub>	O	Voltage Sense 2	N.C.
58	RST	I	Reset	HIGH
59	WAIT #	O	Extend Bus Cycle	LOW
60	RFU		Reserved	
61	REG #	I	Register Select	LOW
62	BVD <sub>2</sub>	O	Batt. Volt Det 2	
63	BVD <sub>1</sub>	O	Batt. Volt Det 1	
64	DQ <sub>8</sub>	I/O	Data Bit 8	
65	DQ <sub>9</sub>	I/O	Data Bit 9	
66	DQ <sub>10</sub>	I/O	Data Bit 10	
67	CD <sub>2</sub> #	O	Card Detect 2	LOW
68	GND		Ground	

**Table 2. Series 2+ Flash Memory Card Signal Descriptions**

Symbol	Type	Description
A <sub>0</sub> -A <sub>25</sub>	I	<b>ADDRESS INPUTS:</b> A <sub>0</sub> through A <sub>25</sub> are address bus lines which enable direct addressing of 64 megabytes of memory on a card. A <sub>0</sub> is not used in word access. A <sub>25</sub> is the most significant bit.
DQ <sub>0</sub> -DQ <sub>15</sub>	I/O	<b>DATA INPUT/OUTPUT:</b> DQ <sub>0</sub> through DQ <sub>15</sub> constitute the bidirectional data bus. DQ <sub>15</sub> is the most significant bit.
CE <sub>1</sub> #, CE <sub>2</sub> #	I	<b>CARD ENABLE 1, 2:</b> CE <sub>1</sub> # enables even bytes, CE <sub>2</sub> # enables odd bytes. Multiplexing A <sub>0</sub> , CD <sub>1</sub> # and CD <sub>2</sub> # allows 8-bit hosts to access all data on DQ <sub>0</sub> through DQ <sub>7</sub> .
OE #	I	<b>OUTPUT ENABLE:</b> Active low signal gating read data from the memory card.
WE #	I	<b>WRITE ENABLE:</b> Active low signal gating write data to the memory card.
RDY/BSY #	O	<b>READY/BUSY OUTPUT:</b> Indicates status of internally timed erase or write activities. A high output indicates the memory card is ready to accept accesses. A low output indicates that a device(s) in the memory card is(are) busy with internally timed activities.
CD <sub>1</sub> #, CD <sub>2</sub> #	O	<b>CARD DETECT 1, 2:</b> These signals provide for correct card insertion detection. They are positioned at opposite ends of the card to detect proper alignment. The signals are connected to ground internally on the memory card and will be forced low whenever a card is placed in the socket. The host socket interface circuitry shall supply 10K or larger pull-up resistors on these signal pins.
WP	O	<b>WRITE PROTECT:</b> Write Protect reflects the status of the Write-Protect switch on the memory card. WP set high = write protected, providing internal hardware write lockout to the flash array.
V <sub>PP1</sub> , V <sub>PP2</sub>		<b>WRITE/ERASE POWER SUPPLY:</b> (12V nominal) for erasing memory array blocks or writing data in the array. They must be 12V to perform an erase/write operation, when not using the card's integrated V <sub>PP</sub> generator. These signals may be disconnected but are required for ExCA compliance.
V <sub>CC</sub>		<b>CARD POWER SUPPLY:</b> (3.3V/5V nominal) for all internal circuitry.
GND	I	<b>GROUND</b> for all internal circuitry.
REG #	I	<b>REGISTER SELECT:</b> Provides access to Series 2+ Flash Memory Card registers and Card Information Structure in the Attribute Memory Plane.
RST	I	<b>RESET:</b> Active high signal from system for placing card in Power-On Default State.
WAIT #	O	<b>WAIT: (Extend Bus Cycle)</b> Used by Intel's I/O cards and is driven high.
BVD <sub>1</sub> , BVD <sub>2</sub>	O	<b>BATTERY VOLTAGE DETECT:</b> Upon completion of the power on reset cycle, these signals are driven high to maintain SRAM-card compatibility.
VS <sub>1</sub> , VS <sub>2</sub>	O	<b>VOLTAGE SENSE:</b> Notify the host socket of the card's V <sub>CC</sub> requirements. VS <sub>1</sub> is grounded and VS <sub>2</sub> open indicates a 3.3V/5V card as depicted in the CIS.
RFU		<b>RESERVED FOR FUTURE USE.</b>
N.C.		<b>NO INTERNAL CONNECTION.</b> Pin may be driven or left floating.

## CARD CONTROL LOGIC

The Card Control Logic, contained within two ASICs, handles the address decoding and data control for the Series 2+ Card. The card's Component Management Registers are also contained within the Card Control Logic.

## ADDRESS DECODE LOGIC

At the highest level, the Address Decode section determines when to select the Common Memory (REG# = V<sub>IH</sub>) or Attribute Memory (REG# = V<sub>IL</sub>) Planes. Within the Attribute Memory Plane, the address decode logic determines when to select the Card Information Structure (CIS) or Component Management Registers (CMR). The CIS is contained at even-byte locations beginning at address 0000H. The CMRs are mapped at even-byte locations beginning at address 4000H as shown in Figure 2.

WE#, OE#, CE<sub>1</sub>#, and CE<sub>2</sub># as logic inputs. The Data Control logic selects any of the PCMCIA Word-Wide, Byte-Wide, and Odd-Byte modes for either Reads or Writes to Common or Attribute Memory. All accesses to the Attribute Memory Plane must be made through D<sub>7-0</sub>; no valid data can be written on the high byte. Reads of D<sub>15-8</sub> will yield FFH.




Figure 2. Attribute Memory Plane

## DATA CONTROL LOGIC

As shown in Table 3, data paths and directions are selected by the Data Control logic using REG#, A<sub>0</sub>,

Table 3. Data Access Mode Truth Tables

MODE	REG#	CE <sub>2</sub> #	CE <sub>1</sub> #	A <sub>0</sub>	OE#	WE#	V <sub>PP2</sub>	V <sub>PP1</sub>	D <sub>15-8</sub>	D <sub>7-0</sub>
COMMON MEMORY PLANE										
STANDBY	X	V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	V <sub>PPL</sub>	V <sub>PPL</sub>	HIGH-Z	HIGH-Z
BYTE-READ	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PPL</sub>	V <sub>PPL</sub>	HIGH-Z	EVEN-BYTE
	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PPL</sub>	V <sub>PPL</sub>	HIGH-Z	ODD-BYTE
WORD-READ	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PPL</sub>	V <sub>PPL</sub>	ODD-BYTE	EVEN-BYTE
ODDBYTE READ	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PPL</sub>	V <sub>PPL</sub>	ODD-BYTE	HIGH-Z
BYTE WRITE	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	XXX	V <sub>PPH</sub>	XXX	EVEN-BYTE
	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PPH</sub>	XXX	XXX	ODD-BYTE
WORD-WRITE	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	X	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PPH</sub>	V <sub>PPH</sub>	ODD-BYTE	EVEN-BYTE
ODDBYTE WRITE	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PPH</sub>	V <sub>PPL</sub>	ODD-BYTE	XXX
ATTRIBUTE MEMORY PLANE										
STANDBY	X	V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	V <sub>PPL</sub>	V <sub>PPL</sub>	HIGH-Z	HIGH-Z
BYTE-READ	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PPL</sub>	V <sub>PPL</sub>	HIGH-Z	EVEN-BYTE
	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PPL</sub>	V <sub>PPL</sub>	HIGH-Z	FFH
WORD-READ	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PPL</sub>	V <sub>PPL</sub>	FFH	EVEN-BYTE
ODDBYTE READ	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PPL</sub>	V <sub>PPL</sub>	FFH	HIGH-Z
BYTE WRITE	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PPL</sub>	V <sub>PPL</sub>	XXX	EVEN-BYTE
	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PPL</sub>	V <sub>PPL</sub>	XXX	XXX
WORD-WRITE	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	X	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PPL</sub>	V <sub>PPL</sub>	XXX	EVEN-BYTE
ODDBYTE WRITE	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>PPL</sub>	V <sub>PPL</sub>	XXX	XXX





## COMPONENT MANAGEMENT REGISTERS

The Component Management Registers (CMRs) are classified into two categories: those defined by PCMCIA R2.0 and those included by Intel to enhance the interface between the host system and the card's flash memory array. The CMRs provide five control functions—Ready-Busy Mode selection, Voltage Control, Software-controlled Write Protection, Card Status, and Soft Reset.

### Card Register Tables

#### 4000H—Configuration Option Register (PCMCIA)

SRESET	CONFIGURATION INDEX						
7	6	5	4	3	2	1	0

##### **BIT 7 SOFT RESET**

- 1 = Reset to Power On State
- 0 = End Reset Cycle

##### **BITS 6-0**

- Driven Low

Default: 02H

#### 4002H—Configuration and Status Register (PCMCIA)

RESERVED*					PwrDwn	RESERVED*	
7	6	5	4	3	2	1	0

##### **BIT 2 POWER DOWN**

- 1 = Force All Devices Into Deep Sleep via the Device's RP# Pin. All Device Register Contents are Lost.
- 0 = Power Up

Default: 00H

#### 4100H—Card Status Register (Intel—READ ONLY)

RESERVED*		SRESET	CMWP	PwrDwn	CISWP	WP	RDY/BSY #
7	6	5	4	3	2	1	0

##### **BIT 5 SOFT RESET**

- Mirrors the SRESET Bit (7) of the Configuration Option Register.
- 1 = RESET

##### **BIT 4 COMMON MEMORY WP**

- Indicates the Write Protect Status of the Common Memory Plane, Minus the CMCIS.

##### **BIT 3 POWER DOWN**

- Reflects the PwrDwn Bit (2) of the Configuration and Status Register.
- 1 = POWER DOWN

##### **BIT 2 COMMON**

##### **MEMORY CIS WP**

- Indicates the Write Protect Status of the Common Memory CIS.
- 1 = WRITE PROTECTED

##### **BIT 1 WRITE PROTECT SWITCH**

- Reports the Status of the Card's Mechanical Write Protect Switch.
- 1 = WRITE PROTECT SWITCH ON

##### **BIT 0 READY/BUSY #**

- Mirrors the Card's RDY/BSY# Pin
- 1 = READY

Default: 1H or 3H

#### 4104H—Write Protection Register (Intel)

RESERVED*					BLKEN	CMWP	CISWP
7	6	5	4	3	2	1	0

##### **BIT 2 BLOCK LOCKING ENABLE**

- 1 = Enable Independent 28F016SA Block Locking.
- 0 = All Blocks Unlocked.

##### **BIT 1 COMMON MEMORY WP**

- 1 = Force Common Memory, Minus the CMCIS, to Write Protected Status.
- 0 = WriteProtect According to Independent 27F016S Block Locking.

##### **BIT 0 COMMON MEMORY CIS WP**

- 1 = Force Only the Common Memory CIS Into Write Protected Status.
- 0 = Write Protected According to Independent 28F016SA Block Locking.

Default: 04H



### 410CH—Voltage Control Register (Intel)

V <sub>CC</sub> LVL	RESERVED*					V <sub>PP</sub> VAL	V <sub>PP</sub> GEN
7	6	5	4	3	2	1	0

#### **BIT 7 V<sub>CC</sub> LEVEL**

- 1 = Host Supplying 3.3V.  
0 = Host Supplying 5V.

#### **BIT 0 V<sub>PP</sub> GENERATION**

- 1 = Turn on Integrated V<sub>PP</sub> Generator  
0 = Turn off Integrated V<sub>PP</sub> Generator

#### **BIT 1 V<sub>PP</sub> VALID**

- 1 = V<sub>PP</sub> Between 11.4V and 12.6V  
0 = V<sub>PP</sub> Invalid.

Default: 82H or 02H

### 4140H—Ready/Busy Mode Register (Intel)

RESERVED*						RACK	MODE
7	6	5	4	3	2	1	0

#### **BIT 1 READY ACKNOWLEDGE**

- Clear to Set up RDY/BSY# Pin, Then Clear After Each Becomes Ready to Acknowledge Transition.

#### **BIT 0 RDY/BSY# MODE**

- 1 = High Performance Mode  
0 = PCMCIA Level Mode

Default: 00H

#### **NOTE:**

\*Reserved bits should be zero (low) to insure future compatibility.

## SMART POWER

The Smart Power circuitry generates and monitors the card's programming voltage. When a host system does not provide a V<sub>PP</sub> supply, the card's integrated generator can be switched on via the card's Voltage Control Register. The Smart Power circuitry also detects the host system's V<sub>CC</sub> level (3.3V or 5V) and configures the card's flash memory devices accordingly (using the 28F016SA 3/5# pin as shown in Figure 1).

## DEVICE COMMAND SET

The 28F016SA-based Series 2+ Command Set increases functionality over earlier 28F008-based de-

signs while maintaining backwards compatibility. The extended 28F016SA command set supports many new features to improve programmability and write performance such as: page buffered writing, individual block-locking, multiple RDY/BSY# configurations and device level queuing capabilities. The following pages list the Series 2+ command set and Bus Cycle Operations overview.

## Series 2+ Command Set

Code (H)	Series 2-Compatible Mode
00	Invalid/Reserved
10	Byte Write
20	Single Block Erase
40	Byte Write
50	Clear Status Register
70	Read Compatible Status Register
90	Intelligent Identifier
B0	Erase Suspend
D0	Erase Confirm/Resume
FF	Read Array

Code (H)	Series 2+ Performance Enhancement
08	Page Buffer Write to Flash
71	Read Extended Status Registers
72	Page Buffer Swap
74	Single Load to Page Buffer
75	Read Page Buffer
77	Lock Block
80	Abort
96	RY/BY# Reconfiguration
97	Status Bits Upload
A7	Erase All Unlocked Blocks
E0	Sequential Load to Page Buffer
F0	Sleep

# Command Bus Cycle Definitions (28F008SA-Compatible Mode)

Command	First Bus Cycle				Second Bus Cycle				Notes
	R/W	Adrs.	Data		R/W	Adrs.	Data		
			x8	x16			x8	x16	
Read Array	W	DA	FFH	FFFFH	R	DA	AD	AD	
Intelligent Identifier	W	DA	90H	9090H	R	IA	ID	ID	
Read CSR	W	DA	70H	7070H	R	DA	CSRD	CSRD	1
Clear Status Register	W	DA	50H	5050H					2
Word/Byte Write\$	W	WA	40H	4040H	W	WA	WD	WD	
Word/Byte Write (Alternate)\$	W	WA	10H	1010H	W	WA	WD	WD	
Block Erase/Confirm\$	W	BA	20H	2020H	W	BA	D0H	D0D0h	
Erase Suspend/Resume	W	DA	B0H	B0B0H	W	DA	D0H	D0D0h	

## ADDRESSES:

DA = Device Address  
BA = Block Address  
IA = Identifier Address  
WA = Write Address

## DATA:

AD = Array Data  
CSRD = CSR Data  
ID = Identifier Data  
WD = Write Data

\$ = Queueable Commands

## NOTES:

- The CSR is automatically available after the device enters Data Write, Erase or Suspend operations.
- This command clears CSR.3, CSR.4 and CSR.5. Also clears GSR.5 and BSR.5 and BSR.2 bits.

# Command Bus Cycle Definitions (28F016SA Superset Mode)

Command	First Bus Cycle				Second Bus Cycle				Third Bus Cycle				Notes
	R/W	Adrs.	Data		R/W	Adrs.	Data		R/W	Adrs.	Data		
			x8	x16			x8	x16			x8	x16	
PAGE BUFFER CONTROL													
Read Page Buffer	W	DA	75H	7575H	R	PA	PD	PDPD					
Page Buffer Swap	W	DA	72H	7272H									1
Single Load to Page Buffer	W	DA	74H	7474H	R	PA	PD	PDPD					
Sequential Load to Page Buffer	W	DA	E0H	E0E0H	W	DA	BCL		W	DA	BCH		2, 3
Page Buffer Write to Flash Arrays	W	DA	0CH	0C0CH	W	A0	BC(L,H)		W	WA	BC(H,L)		2, 3, 4
READY/BUSY CONFIGURATION													
RY/BY # Pulse-On-Erase	W	DA	96H	9696H	W	DA	03H	0303H					5
RY/BY # Pulse-On-Write	W	DA	96H	9696H	W	DA	02H	0202H					5
RY/BY # Enable	W	DA	96H	9696H	W	DA	01H	0101H					5
RY/BY # Disable	W	DA	96H	9696H	W	DA	04H	0404H					5
WRITE PROTECTION AND DEVICE STATUS													
Lock Block/Confirm	W	DA	77H	7777H	W	BA	D0H	D0D0H					
Upload Status Bits/Confirm	W	DA	97H	9797H	W	DA	D0H	D0D0H					6
ADDITIONAL FUNCTIONS													
Read Extended Registers	W	DA	71H	7171H	R	RA	GSRD/BSRD						7
Erase All Unlocked Blocks/Confirm	W	DA	A7H	A7A7H	W	DA	D0H	D0D0H					
Sleep	W	DA	F0H	F0F0H									
Abort	W	DA	80H	8080H									

## ADDRESSES:

DA = Device Address  
BA = Block Address  
IA = Identifier Address  
PA = Page Buffer Address  
RA = Extended Register Address  
WA = Write Address  
X = Don't Care

## DATA:

AD = Array Data  
CSR = CSR Data  
G/BSRD = GSR/BSR Data  
ID = Identifier Data  
WD = Write Data  
PD = Page Buffer Data

## DATA COUNTS:

WC(L,H) = Word Count (Low, High)  
BC(L,H) = Byte Count (Low, High)  
WD(L,H) = Write Data (Low, High)

§ = Queueable Commands

## NOTES:

- This command allows the user to swap between available page buffers (0 or 1).
- BCH/WCH must be at 00H for this product because of the 256-byte Page Buffer size AND to avoid writing the Page Buffer contents into more than one 256-byte segment within an array block. They are simply shown for Page Buffer expandability.
- Page Address and Page Data (whose count is given in cycles 2 and 3) are supplied starting in the 4th cycle (not shown).
- A0 is automatically complemented to load the second byte of data.
- These commands reconfigure RY/BY # output to one of two pulse modes, or they enable and disable the RY/BY # function.
- Upon device power-up, all BSR lock bits are locked. The Lock Status Upload command must be written to reflect the actual lock bit status.
- RA can be the GSR address or any BSR address.



## DEVICE STATUS REGISTERS

Each 28F016SA has three types of status registers: the Compatible Status Register, the Global Status Register and the Block Status Register. The Compatible Status register is identical to the 28F008SA Status Register. The Global Status Register provides queue and page buffer information about each device. Each block within the device has a Block Status Register assigned to it. The BSR contains the Block-Locking Status and other information specific to the block being addressed.

### Compatible Status Register (CSR)

WSMS	ESS	ES	DWS	VPPS	RSRVD	RSRVD	RSRVD
7	6	5	4	3	2	1	0

#### CSR.7 WRITE STATE MACHINE STATUS

1 = Ready  
0 = Busy

#### CSR.6 ERASE SUSPEND STATUS

1 = Erase Suspended  
0 = Erase in Progress/Completed

#### CSR.5 ERASE STATUS

1 = Error in Block Erasure  
0 = Successful Block Erasure

#### CSR.4 DATA-WRITE STATUS

1 = Error in Data Write  
0 = Data Write Successful

#### CSR.3 Vpp STATUS

1 = Vpp Low Detected, Operation Aborted  
0 = Vpp OK

#### CSR.2-0

Reserved

Default: 80H

### Global Status Register (GSR)

WSMS	OSS	DOS	DSS	QS	PBAS	PBS	PBSS
7	6	5	4	3	2	1	0

#### GSR.7 WRITE STATE MACHINE STATUS

1 = Ready  
0 = Busy

#### GSR.6 OPERATION SUSPEND STATUS

1 = Operation Suspended  
0 = Operation in Progress/Completed

#### GSR.5 DEVICE OPERATION STATUS

1 = Operation Unsuccessful  
0 = Operation Successful or Running

#### GSR.4 DEVICE SLEEP/Status

1 = Device in Sleep  
0 = Device Not in Sleep

#### GSR.3 QUEUE STATUS

1 = Queue Full  
0 = Queue Available

#### GSR.2 PAGE BUFFER AVAILABLE STATUS

1 = One or Two Buffers Available  
0 = No Page Buffer Available

#### GSR.1 PAGE BUFFER STATUS

1 = Selected Page Buffer Ready  
0 = Selected Page Buffer Busy

#### GSR.0 PAGE BUFFER SELECT STATUS

1 = Page Buffer 1 Selected  
0 = Page Buffer 0 Selected

Default: 8EH

### Block Status Register (BSR)

BS	BLS	BOS	BOAS	QS	VPPS	R	R
7	6	5	4	3	2	1	0

#### BSR.7 BLOCK STATUS

- 1 = Ready
- 0 = Busy

#### BSR.6 BLOCK-LOCK STATUS

- 1 = Block Unlocked
- 0 = Block Locked

#### BSR.5 BLOCK OPERATION STATUS

- 1 = Operation Unsuccessful
- 0 = Operation Successful or Running

#### BSR.4 BLOCK OPERATION ABORT STATUS

- 1 = Operation Aborted
- 0 = Operation Not Aborted

#### BSR.3 QUEUE STATUS

- 1 = Queue Full
- 0 = Queue Available

#### BSR.2 V<sub>PP</sub> STATUS

- 1 = V<sub>PP</sub> Low Detect
- 0 = V<sub>PP</sub> OK

#### BSR.1-0 RESERVED

Default: C0H

## PCMCIA CARD INFORMATION STRUCTURE

The Card Information Structure begins at address 0000000H of the card's Attribute Memory Plane. It contains a variable-length chain of data blocks (tuples) that conform to a basic format (Table 4). The CIS of the Series 2+ Flash Memory Card is found in Table 5.

Table 4. PCMCIA Tuple Format

BYTES	DATA
0	<b>TUPLE CODE:</b> CISTPL_xxx. The tuple code 0FFh indicates no more tuples in the list.
1	<b>TUPLE LINK:</b> TPL_LINK. Link to the next tuple in the list. This can be viewed as the number of additional bytes in tuple, excluding this byte. If the link field is zero, the tuple body is empty. If the link field contains 0FFh, this tuple is the last tuple in the list.
2-n	Bytes specific to this tuple.

Table 5. Series 2+ Tuples

Address	Value	Description
00H	01H	CISTPL_DEVICE
02H	04H	TPL_LINK
04H	57H	FLASH
06H	22H 2AH	150 ns 200 ns
08H	0EH 4EH	CARD SIZE 4 MB 20 MB
0AH	FFH	END OF DEVICE
0CH	1CH	CISTPL_DEVICE_OC
0EH	05H	TPL_LINK
10H	02H	OTHER CONDITIONS—3 V <sub>CC</sub>
12H	57H	FLASH
14H	2AH	200 ns
16H	0EH 4EH	CARD SIZE 4 MB 20 MB
18H	FFH	END OF DEVICE

Address	Value	Description
1AH	17H	CISTPL_DEVICE_A
1CH	04H	TPL_LINK
1EH	1FH	ROM
20H	22H	150 ns
22H	01H	2 Kb
24H	FFH	END OF DEVICE
26H	1DH	CISTPL_DEVICE_OA
28H	05H	TPL_LINK
2AH	02H	OTHER CONDITIONS—3 V <sub>CC</sub>
2CH	17H	ROM
2EH	2AH	200 ns
30H	01H	2 Kb
32H	FFH	END OF DEVICE
34H	18H	CISTPL_JEDEC_C
36H	02H	TPL_LINK
38H	89H	INTEL J-ID
3AH	A0H	28F016 J-ID
3CH	00H	Null Control Tuple

**Table 5. Series 2+ Tuples (Continued)**

Address	Value	Description
3EH	15H	<b>CISTPL VERS 1</b>
40H	39H	TPL_LINK
42H	04H	TPLL1_MAJOR
44H	01H	TPLL1_MINOR
		TPLL1_INFO
46H	49H	I
48H	6EH	n
4AH	74H	t
4CH	65H	e
4EH	6CH	I
50H	00H	END TEXT
52H	53H	S
54H	32H	2
56H	45H	E
58H	34H	4 MB
	32H	20 MB
5AH	20H	4 MB
	30H	20 MB
5CH	53H	S
	20H	SPACE
5EH	57H	W
	20H	SPACE
60H	00H	ENDTEXT
62H	43H	C
64H	4FH	O
66H	50H	P
68H	59H	Y
6AH	52H	R
6CH	49H	I
6EH	47H	G
70H	48H	H
72H	54H	T
74H	20H	SPACE
76H	49H	I
78H	6EH	n
7AH	74H	t

Address	Value	Description
7CH	65H	e
7EH	6CH	I
80H	20H	SPACE
82H	43H	C
84H	4FH	O
86H	52H	R
88H	50H	P
8AH	4FH	O
8CH	52H	R
8EH	41H	A
90H	54H	T
92H	49H	I
94H	4FH	O
96H	4EH	N
98H	20H	SPACE
9AH	31H	1
9CH	39H	9
9EH	39H	9
A0H	33H	3
A2H	20H	SPACE
A4H	47H	G
A6H	4CH	L
A8H	41H	A
AAH	44H	D
ACH	45H	E
AEH	4BH	K
B0H	00H	END TEXT
B2H	FFH	END OF LIST
B4H	1AH	<b>CISTPL_CONF</b>
B6H	05H	TUPL_LINK
B8H	01H	TPCC_SZ
BAH	04H	TPCC_LAST
BCH	00H	TPCC_RADR
BEH	40H	TPCC_RADR

Table 5. Series 2+ Tuples (Continued)

Address	Value	Description	Address	Value	Description
C0H	03H	TPCC_RMSK	102H	79H	TPCE_PD V <sub>CC</sub> PARAMETER SELECTION BYTE
C2H	00H	NULL CONTROL TUPLE	104H	B5H	V <sub>CC</sub> = 3.3V
C4H	1BH	CISTPL_CFTABLE_ENTRY	106H	1EH	EXTENSION BYTE
C6H	08H	TPL_LINK	108H	04H	I <sub>CC</sub> STATIC 1 mA
C8H	01H	TPCE_INDEX (01H)	10AH	1EH	I <sub>CC</sub> AVERAGE 150 mA
CAH	01H	TPCE_FS (V <sub>CC</sub> ONLY)	10CH	1EH	I <sub>CC</sub> PEAK 150 mA
CCH	79H	TPCE_PD V <sub>CC</sub> PARAMETER SELECTION BYTE	10EH	53H	I <sub>CC</sub> PWRDWN 500 $\mu$ A
CEH	55H	V <sub>CC</sub> NOMINAL VOLTAGE 5V $\pm$ 5%	110H	1BH	CISTPL_CFTABLE_ENTRY
D0H	53H	I <sub>CC</sub> STATIC 500 $\mu$ A	112H	10H	TPL_LINK
D2H	1EH	I <sub>CC</sub> AVERAGE 150 mA	114H	04H	TPCE_INDEX (04H)
D4H	1EH	I <sub>CC</sub> PEAK 150 mA	116H	02H	TPCE_FS (V <sub>CC</sub> AND V <sub>PP</sub> )
D6H	1BH	I <sub>CC</sub> PWRDWN 200 $\mu$ A	118H	79H	TPCE_PD V <sub>CC</sub> PARAMETER SELECTION BYTE
D8H	1BH	CISTPL_CFTABLE_ENTRY	11AH	B5H	V <sub>CC</sub> = 3.3V
DAH	0FH	TPL_LINK	11CH	1EH	EXTENSION BYTE
DCH	02H	TPCE_INDEX (02H)	11EH	2BH	I <sub>CC</sub> STATIC 250 $\mu$ A
DEH	02H	TPCE_FS (V <sub>CC</sub> AND V <sub>PP</sub> )	120H	06H	I <sub>CC</sub> AVERAGE 100 mA
E0H	79H	TPCE_PD V <sub>CC</sub> PARAMETER SELECTION BYTE	122H	06H	I <sub>CC</sub> PEAK 100 mA
E2H	55H	V <sub>CC</sub> NOMINAL VOLTAGE 5V $\pm$ 5%	124H	52H	I <sub>CC</sub> PWRDWN 50 $\mu$ A
E4H	2BH	I <sub>CC</sub> STATIC 250 $\mu$ A	126H	79H	TPCE_PD V <sub>PP</sub> PARAMETER SELECTION BYTE
E6H	06H	I <sub>CC</sub> AVERAGE 100 mA	128H	8EH	12.0V $\pm$ 5%
E8H	06H	I <sub>CC</sub> PEAK 100 mA	12AH	7DH	NC OK ON STANDBY & PWD
EAH	52H	I <sub>CC</sub> PWRDWN 50 $\mu$ A	12CH	53H	I <sub>PP</sub> STATIC 500 $\mu$ A
ECH	79H	TPCE_PD V <sub>PP</sub> PARAMETER SELECTION BYTE	12EH	25H	I <sub>PP</sub> AVERAGE 20 mA
EEH	8EH	12.0V $\pm$ 5%	130H	25H	I <sub>PP</sub> PEAK 20 mA
F0H	7DH	NC OK ON STANDBY & PWD	132H	1BH	I <sub>PP</sub> PWRDWN 150 $\mu$ A
F2H	53H	I <sub>PP</sub> STATIC 500 $\mu$ A	134H	00H	NULL CONTROL TUPLE
F4H	25H	I <sub>PP</sub> AVERAGE 20 mA	136H	00H	NULL CONTROL TUPLE
F6H	25H	I <sub>PP</sub> PEAK 20 mA	138H	1EH	CISTPL_DEVICE GEO
F8H	52H	I <sub>PP</sub> PWRDWN 50 $\mu$ A	13AH	06H	TPL_LINK
FAH	1BH	CISTPL_CFTABLE_ENTRY	13CH	02H	DGTPL_BUS
FCH	09H	TPL_LINK	13EH	11H	DGTPL_EBS
FEH	03H	TPCE_INDEX (03H)	140H	01H	DGTPL_RBS
100H	01H	TPCE_FS (V <sub>CC</sub> ONLY)	142H	01H	DGTPL_WBS



Table 5. Series 2+ Tuples (Continued)

Address	Value	Description
144H	01H	DGTP_L_PART = 1
146H	01H	FLASH DEVICE INTERLEAVE
148H	20H	CISTPL_MANFID
14AH	04H	TPL_LINK (04H)
14CH	89H	TPLMID_MANF
14EH	00H	LSB
		MSB
150H	12H	4 MB—150 ns
	42H	20 MB—150 ns
	11H	4 MB—200 ns
	41H	20 MB—200 ns
152H	83H	TPLMID_CARD MSB
	84H	TPLMID_CARD MSB
154H	21H	CISTPL_FUNCID
156H	02H	TPL_LINK
158H	01H	TPLFID_FUNCTION (MEMORY)
15AH	00H	TPLFID_SYSINIT (NONE)
15CH	FFH	CISTPL_END
	00H	INVALID ECIS ADDRESS (15EH—1FEH)

## SYSTEM DESIGN CONSIDERATIONS

### POWER SUPPLY DECOUPLING

Flash memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current issues: standby, active and transient current peaks which are produced by rising and falling edges of  $CE_1\#$  and  $CE_2\#$ . The capacitive and inductive loads on the card and internal flash memory device pairs determine the magnitudes of these peaks.

Three-line control and proper decoupling capacitor selection suppress transient voltage peaks. Series 2+ Cards contain on-card ceramic decoupling capacitors connected between  $V_{CC}$  and GND, and between  $V_{PP1}/V_{PP2}$  and GND.

The card connector should also have a 4.7  $\mu F$  electrolytic capacitor between  $V_{CC}$  and GND, as well as between  $V_{PP1}/V_{PP2}$  and GND. The bulk capacitors overcome voltage slumps caused by printed-circuit-board trace inductance, and supply charge to the smaller capacitors as needed.

### POWER UP/DOWN PROTECTION

The PCMCIA/JEIDA specified socket properly sequences the power supplies and control signals to the flash memory card via shorter and longer pins. This assures that hot insertion and removal will not result in card damage or data loss.

Each device in the card is designed to offer protection against accidental erasure or writing, caused by spurious system-level signals that may exist during power transitions. The card will power up into the read state.

A system designer must guard against active writes for  $V_{CC}$  voltages above  $V_{LKO}$  when  $V_{PP}$  is active. Since both  $WE\#$  and  $CE_1\#$  must be low for a command write, driving either to  $V_{IH}$  will inhibit writes. With its control register architecture, alteration of device contents only occurs after successful completion of the two-step command sequences. While these precautions are sufficient for most applications, an alternative approach would allow  $V_{CC}$  to reach its steady state value before raising  $V_{PP1}/V_{PP2}$  above  $V_{CC} + 2.0V$ . In addition, upon powering down,  $V_{PP1}/V_{PP2}$  should be below  $V_{CC} + 2.0V$  before lowering  $V_{CC}$ .

### NOTE:

The Integrated  $V_{PP}$  generator defaults to the power off condition after reset and system power up.

### HOT INSERTION/REMOVAL

The capability to remove or insert PC cards while the system is powered on (i.e., hot insertion/removal) requires careful design techniques on the system and card levels. To design for this capability consider card over-voltage stress, system power droop and control line stability.

## OPERATION SPECIFICATIONS

### ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	
During Read	0°C to +60°C(1)
During Erase/Write	0°C to +60°C
Storage Temperature	-30°C to +70°C(2)
Voltage on Any Pin with Respect to Ground	-2.0V to +V <sub>CC</sub> + 2.0V(2)
V <sub>PP1</sub> /V <sub>PP2</sub> Supply Voltage with Respect to Ground during Erase/Write	-2.0V to +14.0V(2, 3)
V <sub>CC</sub> Supply Voltage with Respect to Ground	-0.5V to +6.0V

#### NOTES:

- Operating temperature is for commercial product defined by this specification.
- Minimum D.C. input voltage is -0.5V. During transitions, inputs may undershoot to 2.0V for periods less than 20 ns. Maximum D.C. voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods less than 20 ns.
- Maximum D.C. input voltage on V<sub>PP1</sub>/V<sub>PP2</sub> may overshoot to +14.0V for periods less than 20 ns.

### OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
V <sub>CC3.3</sub>	V <sub>CC</sub> Supply Voltage (5%)	3.0	3.6	V
V <sub>CC5</sub>	V <sub>CC</sub> Supply Voltage (5%)	4.75	5.25	V

### SERIES 2+ DC CHARACTERISTICS, GENERAL

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
I <sub>LI</sub>	Input Leakage Current	1, 3	±1	±20	μA	V <sub>CC</sub> = V <sub>CC</sub> MAX V <sub>IN</sub> = V <sub>CC</sub> or GND
I <sub>LO</sub>	Output Leakage Current	1	±1	±20	μA	V <sub>CC</sub> = V <sub>CC</sub> MAX V <sub>OUT</sub> = V <sub>CC</sub> or GND
V <sub>IL</sub>	Input Low Voltage	1	-0.5	0.8	V	Min = -0.3V for 3.3V V <sub>CC</sub>
V <sub>IH</sub>	Input High Voltage	1	0.7V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V	Max = V <sub>CC</sub> + 0.5V for 5V V <sub>CC</sub>
V <sub>OL</sub>	Output Low Voltage	1		0.4	V	Max = 0.45V for 5V w/I <sub>OH</sub> = -2.0 mA
V <sub>OH1</sub>	Output High Voltage (@3.3V)	1	2.4		V	
V <sub>OH2</sub>	Output High Voltage (@5.0V)	1	0.85V <sub>CC</sub>		V	I <sub>OH</sub> = -2.5 mA
V <sub>PPL</sub>	V <sub>PP</sub> during Read Only Operations	1, 2	0.0	6.5	V	

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

**SERIES 2+ DC CHARACTERISTICS, GENERAL (Continued)**

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations	1	11.4	12.6	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage	1	2.0		V	

**NOTES:**

1. Values are the same for byte and word wide modes and for all card densities.
2. Block Erases/Data Writes are inhibited when V<sub>PP</sub> and V<sub>PPL</sub> are not guaranteed in the range between V<sub>PPH</sub> and V<sub>PPL</sub>.
3. Exceptions: With V<sub>IN</sub> = GND, the leakage on CE<sub>1</sub>#, CE<sub>2</sub>#, REG#, OE# and WE# will be ≤ 500 μA due to internal pull up resistors and, with V<sub>IN</sub> = V<sub>CC</sub>, RST leakage will be ≤ 500 μA due to internal pull-down resistors.

**SERIES 2+ DC CHARACTERISTICS(1) V<sub>CC</sub> = 5V, V<sub>PP</sub> = 12V**

Symbol	Parameters	Density (Mbytes)	Notes	x8 Mode		x16 Mode		Units	Test Conditions
				Typ	Max	Typ	Max		
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	4, 20	2, 3		85		120	mA	V <sub>CC</sub> = V <sub>CC</sub> MAX t <sub>CYCLE</sub> = 150 ns
I <sub>CCW</sub>	V <sub>CC</sub> Write Current	4, 20	2, 3		85		120	mA	Data Write in Progress
I <sub>CCE</sub>	V <sub>CC</sub> Erase Current	4, 20	2, 3		75		100	mA	Block (Pair) Erase in Progress
I <sub>CCSL</sub>	V <sub>CC</sub> Sleep Current	4		12	20	12	20	μA	
		20		20	60	20	60	μA	
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	4, 20	2, 3	61	115	170	210	μA	V <sub>CC</sub> = V <sub>CC</sub> MAX Control Signals = V <sub>IH</sub>
I <sub>PPW</sub>	V <sub>PP</sub> Write Current (V <sub>PP</sub> = V <sub>PPH</sub> )	4, 20	2, 3	7	12	14	24	mA	Data Write in Progress
I <sub>PPE</sub>	V <sub>PP</sub> Erase Current (V <sub>PP</sub> = V <sub>PPH</sub> )	4, 20	2, 3	5	10	10	20	mA	Block (Pair) Erase in Progress
I <sub>PPSL</sub>	V <sub>PP</sub> Sleep Current	4		0		0		μA	V <sub>PP</sub> = 0V
		20		0		0		μA	
I <sub>PPS<sub>1</sub></sub>	V <sub>PP</sub> Standby or Read Current (V <sub>PP</sub> ≤ V <sub>CC</sub> )	4	2, 3	0		0		μA	V <sub>PP</sub> = 0V
		20		0		0		μA	

**NOTES:**

1. All currents are RMS values unless otherwise specified. Typical V<sub>CC</sub> = 5V, V<sub>PP</sub> = 12V, T = 25°C.
2. Two devices active in word mode, one device active in byte mode.
3. Currents are not added in for devices not accessed or in sleep mode.

**SERIES 2+ DC CHARACTERISTICS, CMOS(1)**  $V_{CC} = 5V, V_{PP} = 0V^{**}$

Symbol	Parameters	Density (MBytes)	Notes	x8 Mode		x16 Mode		Units	Test Conditions
				Typ	Max	Typ	Max		
$I_{CCR}$	$V_{CC}$ Read Current	4, 20	2, 3, 4		86		120	mA	$V_{CC} = \text{MAX}$ $t_{CYCLE} = 150 \text{ ns}$
$I_{CCW}$	$V_{CC}$ Write Current	4, 20	2, 3, 5		119		150	mA	Data Write in Progress
$I_{CCE}$	$V_{CC}$ Erase Current	4, 20	2, 3, 5		104		150	mA	Block Erase in Progress
$I_{CCSL}$	$V_{CC}$ Sleep Current	4	4	12	20	12	20	$\mu A$	
		20		20	60	20	60	$\mu A$	
$I_{CCS}$	$V_{CC}$ Standby Current	4, 20	3, 4	61	115	110	250	$\mu A$	$V_{CC} = V_{CC \text{ MAX}}$ Control Signals $= V_{IH}$

\*\*  $I_{PP}$  specs not included because all  $I_{PP}$  is derived from  $I_{CC}$  via the internal  $V_{PP}$  Generation Circuitry.

**NOTES:**

1. All currents are RMS values unless otherwise specified. Typical  $V_{CC} = 3.3V, V_{PP} = 12V, T = 25^{\circ}C$ .
2. Two devices active in word mode, one device active in byte mode.
3. Currents are not added in for devices not accessed or in sleep mode.
4.  $V_{PP}$  Generation Circuitry turned off.
5.  $V_{PP}$  Generation Circuitry turned on.

$I_{CCR}$	$V_{CC}$ Read Current	4	20	12	20	12	20	$\mu A$	
	$V_{CC}$ Sleep Current	4	20	12	20	12	20	$\mu A$	
$I_{CCW}$	$V_{CC}$ Write Current	4	20	12	20	12	20	$\mu A$	
	$V_{CC}$ Erase Current	4	20	12	20	12	20	$\mu A$	
$I_{CCE}$	$V_{CC}$ Standby Current	4	20	12	20	12	20	$\mu A$	
	$V_{CC}$ Sleep Current	4	20	12	20	12	20	$\mu A$	
$I_{CCSL}$	$V_{CC}$ Standby or Read Current ( $V_{PP} = V_{CC}$ )	4	20	12	20	12	20	$\mu A$	
	$V_{CC}$ Sleep Current	4	20	12	20	12	20	$\mu A$	
$I_{CCS}$	$V_{CC}$ Standby or Read Current ( $V_{PP} = V_{CC}$ )	4	20	12	20	12	20	$\mu A$	
	$V_{CC}$ Sleep Current	4	20	12	20	12	20	$\mu A$	
$I_{CCW}$	$V_{CC}$ Write Current	4	20	12	20	12	20	$\mu A$	
	$V_{CC}$ Erase Current	4	20	12	20	12	20	$\mu A$	
$I_{CCE}$	$V_{CC}$ Standby or Read Current ( $V_{PP} = V_{CC}$ )	4	20	12	20	12	20	$\mu A$	
	$V_{CC}$ Sleep Current	4	20	12	20	12	20	$\mu A$	
$I_{CCSL}$	$V_{CC}$ Standby or Read Current ( $V_{PP} = V_{CC}$ )	4	20	12	20	12	20	$\mu A$	
	$V_{CC}$ Sleep Current	4	20	12	20	12	20	$\mu A$	



**SERIES 2+ DC CHARACTERISTICS<sup>(1)</sup>**  $V_{CC} = 3.3V$ ,  $V_{PP} = 12V$ 

Symbol	Parameters	Density (MBytes)	Notes	x8 Mode		x16 Mode		Units	Test Conditions
				Typ	Max	Typ	Max		
$I_{CCR}$	$V_{CC}$ Read Current	4, 20	2, 3		44		64	mA	$V_{CC} = V_{CC\ MAX}$ $t_{CYCLE} = 200\ ns$
$I_{CCW}$	$V_{CC}$ Write Current	4, 20	2, 3		36		48	mA	Data Write in Progress
$I_{CCE}$	$V_{CC}$ Erase Current	4, 20	2, 3		36		48	mA	Block (Pair) Erase in Progress
$I_{CCSL}$	$V_{CC}$ Sleep Current	4			20		20	$\mu A$	
		20			60		60	$\mu A$	
$I_{CCS}$	$V_{CC}$ Standby Current	4, 20	2, 3		115		250	$\mu A$	$V_{CC} = V_{CC\ MAX}$ Control Signals $= V_{IH}$
$I_{PPW}$	$V_{CC}$ Write Current ( $V_{PP} = V_{PPH}$ )	4, 20	2, 3	10	15	20	30	mA	Data Write in Progress
$I_{PPE}$	$V_{CC}$ Erase Current ( $V_{PP} = V_{PPH}$ )	4, 20	2, 3	4	10	8	20	mA	Block (Pair) Erase in Progress
$I_{PPSL}$	$V_{CC}$ Sleep Current	4		0		0		$\mu A$	$V_{PP} = 0V$
		20		0		0		$\mu A$	
$I_{PPS1}$	$V_{CC}$ Standby or Read Current ( $V_{PP} \leq V_{CC}$ )	4	2, 3	0		0		$\mu A$	$V_{PP} = 0V$
		20		0		0		$\mu A$	

**NOTES:**

1. All currents are RMS values unless otherwise specified. Typical  $V_{CC} = 3.3V$ ,  $V_{PP} = 12V$ ,  $T = 25^{\circ}C$ .
2. Two devices active in word mode, one device active in byte mode.
3. Currents are not added in for devices not accessed or in sleep mode.

**SERIES 2+ DC CHARACTERISTICS(1)**  $V_{CC} = 3.3V$ ,  $V_{PP} = 0V^{**}$

Symbol	Parameters	Density (MBytes)	Notes	x8 Mode		x16 Mode		Units	Test Conditions
				Typ	Max	Typ	Max		
$I_{CCR}$	$V_{CC}$ Read Current	4, 20	2, 3, 4		44		64	mA	$V_{CC} = V_{CC} \text{ MAX}$ $t_{CYCLE} = 200 \text{ ns}$
$I_{CCW}$	$V_{CC}$ Write Current	4, 20	2, 3, 5		100		177	mA	Data Write in Progress
$I_{CCE}$	$V_{CC}$ Erase Current	4, 20	2, 3, 5		79		134	mA	Block (Pair) Erase in Progress
$I_{CCSL}$	$V_{CC}$ Sleep Current	4	4	12	20	12	20	$\mu A$	
		20	60	20	60	20	60	$\mu A$	
$I_{CCS}$	$V_{CC}$ Standby Current	4, 20	3, 4	61	155	110	250	$\mu A$	$V_{CC} = V_{CC} \text{ MAX}$ Control Signals $= V_{IH}$

\*\*  $I_{PP}$  specs not included because all  $I_{PP}$  is derived from  $I_{CC}$  via the internal  $V_{PP}$  Generation Circuitry.

**NOTES:**

1. All currents are RMS values unless otherwise specified. Typical  $V_{CC} = 3.3V$ ,  $V_{PP} = 12V$ ,  $T = 25^{\circ}C$ .
2. Two devices active in word mode, one device active in byte mode.
3. Currents are not added in for devices not accessed or in sleep mode.
4.  $V_{PP}$  Generation Circuitry turned off.
5.  $V_{PP}$  Generation Circuitry turned on.

	$V_{CC} = 0V$	0	0	0	0	0	0		
	$V_{CC} = 3.3V$	0	0	0	0	0	0		
	$V_{CC} = 12V$	0	0	0	0	0	0		
	$V_{CC} = 0V$	0	0	0	0	0	0		

# AC CHARACTERISTICS

AC Timing Diagrams and characteristics are guaranteed to meet or exceed PCMCIA Release 2.01 specifications.

No delay occurs when switching between the Common and Attribute Memory Planes.

## COMMON AND ATTRIBUTE MEMORY Read-Only Operations

Symbol		Parameter	Notes	150 ns		200 ns		Units
JEDEC	PCMCIA			Min	Max	Min	Max	
$t_{AVAV}$	$t_{RC}$	Read Cycle Time		150		200		ns
$t_{AVQV}$	$t_a$ (A)	Address Access Time			150		200	ns
$t_{ELQV}$	$t_a$ (CE)	Card Enable Access Time			150		200	ns
$t_{GLQV}$	$t_a$ (OE)	Output Enable Access Time			75		100	ns
$t_{EHQX}$	$t_{dis}$ (CE)	Output Disable Time from CE #			75		90	ns
$t_{GHQZ}$	$t_{dis}$ (OE)	Output Disable Time from OE #			75		90	ns
$t_{GLQX}$	$t_{en}$ (CE)	Output Enable Time From CE #		5		5		ns
$t_{ELQX}$	$t_{en}$ (OE)	Output Enable Time from OE #		5		5		ns
$t_{PHQV}$		Powerdown Recovery to Output Delay. $V_{CC} = 5V$			530		530	ns
		Powerdown Recovery to Output Delay. $V_{CC} = 3.3V$			670		670	ns
	$t_{su}$ ( $V_{CC}$ )	CE Setup Time on Powerup		0		0		ms




Figure 16. AC Waveform for Read Operations



COMMON AND ATTRIBUTE MEMORY Write Operations<sup>(1)</sup>

Symbol		Parameter	Notes	150 ns		200 ns		Units
JEDEC	PCMCIA			Min	Max	Min	Max	
$t_{AVAV}$	$t_{WC}$	Write Cycle Time		150		200		ns
$t_{WLWH}$	$t_w$ (WE)	Write Pulse Width		80		120		ns
$t_{AVWL}$	$t_{su}$ (A)	Address Setup Time		20		20		ns
$t_{AVWH}$	$t_{su}$ (A-WEH)	Address Setup Time for WE #		100		140		ns
$t_{VPWH}$	$t_{vps}$	$V_{PP}$ Setup to WE # Going High		100		100		ns
$t_{ELWH}$	$t_{su}$ (CE-WEH)	Card Enable Setup Time for WE #		100		140		ns
$t_{DVWH}$	$t_{su}$ (D-WEH)	Data Setup Time for WE #		50		60		ns
$t_{WHDX}$	$t_n$ (D)	Data Hold Time		20		30		ns
$t_{WHAX}$	$t_{rec}$ (WE)	Write Recover Time		20		30		ns
$t_{WHRL}$		WE # High to RDY/BSY #			140		140	ns
$t_{WHQV1}$		Duration of Data Write Operation			6		6	$\mu$ s
$t_{WHQV2}$		Duration of Block Erase Operation		0.3		0.3		sec
$t_{QVVL}$		$V_{PP}$ Hold from Operation Complete		0		0		ns
$t_{WHGL}$	$t_h$ (OE-WE)	Write Recovery Before Read		10		10		ns
$t_{PHWL}$		Powerdown Recovery to WE # Going Low		1		1		us

NOTE:

1. Read timing characteristics during erase and data write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only operations.




Figure 17. AC Waveform for Write Operations

COMMON AND ATTRIBUTE MEMORY CE #-Controlled Write Operations<sup>(1)</sup>

Symbol		Parameter	Notes	150 ns		200 ns		Units
JEDEC	PCMCIA			Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time		150		200		ns
t <sub>ELEH</sub>	t <sub>w</sub> (WE)	Chip Enable Pulse Width		80		120		ns
t <sub>AVEL</sub>	t <sub>su</sub> (A)	Address Setup Time		20		20		ns
t <sub>AVEH</sub>	t <sub>su</sub> (A-WEH)	Address Setup Time for CE #		100		140		ns
t <sub>VPEH</sub>	t <sub>vps</sub>	V <sub>pp</sub> Setup to CE # Going High		100		100		ns
t <sub>WLEH</sub>	t <sub>su</sub> (CE-WEH)	Write Enable Setup Time for CE #		100		140		ns
t <sub>DVEH</sub>	t <sub>su</sub> (D-WEH)	Data Setup Time for CE #		50		60		ns
t <sub>EHDx</sub>	t <sub>H</sub> (D)	Data Hold Time		20		30		ns
t <sub>EHAX</sub>	t <sub>rec</sub> (WE)	Write Recover Time		20		30		ns
t <sub>EHRL</sub>		CE # High to RDY/BSY #			140		140	ns
t <sub>EHQV1</sub>		Duration of Data Write Operation			9		9	μs
t <sub>EHQV2</sub>		Duration of Block Erase Operation		0.3		0.3		sec
t <sub>QVVL</sub>		V <sub>pp</sub> Hold from Operation Complete		0		0		ns
t <sub>EHGL</sub>	t <sub>h</sub> (OE-WE)	Write Recovery Before Read		10		10		ns
t <sub>PHEL</sub>		Powerdown Recovery to CE # Going Low		1		1		μs

NOTE:

1. Read timing characteristics during erase and data write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only operations.

ORDERING INFORMATION

IMC020FLSP,SBXXXXX

WHERE:

i = INTEL  
MC = MEMORY CARD  
020 = DENSITY IN MEGABYTES  
(004,020 AVAILABLE)

FL = FLASH TECHNOLOGY  
S = BLOCKED ARCHITECTURE  
P = PERFORMANCE  
SBXXXXX = CUSTOMER IDENTIFIER

ADDITIONAL INFORMATION

References


Available Documentation

Document

SERIES 2 FLASH MEMORY CARD Data Sheet  
SERIES 2+ Flash Memory Card User's Manual  
28F016SA 16 Mbit (1Mbit x 16, 2Mbit x 8) FlashFile™ Memory Data Sheet  
28F008SA 8 Mb (1Mb x 8) FlashFile™ Memory Data Sheet  
AP-357 Power Supply Solutions for Flash Memory  
AP-362 Implementing Mobile PC Designs Using High Density FlashFile™ Components  
AP-377 The 28F016SA Software Drivers  
AP-378 Enhanced Features of the 28F016SA  
ER-31 The 28F016SA FlashFile™ Memory  
ER-33 ETOX IV Flash Memory Technology

Order Number

290434  
297373  
290489  
290429  
292092  
292097  
292126  
292127  
294015  
294016



290491-4

Figure 18. Alternate AC Waveform for Write Operations




POWER-UP/POWER-DOWN

Symbol	Parameter	Notes	Min	Max	Units
PCMCIA					
$V_i$ (CE)	CE # Signal Level ( $0V < V_{CC} < 2.0V$ )	1	0	$V_{iMAX}$	V
	CE # Signal Level ( $2.0V < V_{CC} < V_{IH}$ )	1	$V_{CC} - 0.1$	$V_{iMAX}$	V
	CE # Signal Level ( $V_{IH} < V_{CC}$ )	1	$V_{IH}$	$V_{iMAX}$	V
$t_{su}(V_{CC})$	CE # Setup Time		20		ms
$t_{su}(\text{RESET})$	CE # Setup Time		20		ms
$t_{rec}(V_{CC})$	CE # Recover Time		1.0		$\mu s$
$t_{pr}$	$V_{CC}$ Rising Time	2	0.1	300	ms
$t_{pf}$	$V_{CC}$ Falling Time	2	3.0	300	ms
$t_w(\text{RESET})$	RESET Width		10		$\mu s$
$t_h(\text{Hi-Z Reset})$	RESET Width		1		ms
$t_s(\text{Hi-Z Reset})$	RESET Width		0		ms

NOTES:


1.  $V_{iMAX}$  means Absolute Maximum Voltage for input in the period of  $0V < V_{CC} < 2.0V$ ,  $V_i$  (CE #) is only  $0V \sim V_{iMAX}$
2. The  $t_{pr}$  and  $t_{pf}$  are defined as "linear waveforms" in the period of 10% to 90% or vice-versa. Even if the waveform is not a "linear waveform", its rising and falling time must meet this specification.




CAPACITANCE  $T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$

Symbol	Units	Pins	Typ	4MB	Units
				Max	
$C_{IN}$	pF	$A_0$	15	30	pF
$C_{IN}$	pF	Address/Control	10	20	pF
$C_{IN}$	$\mu\text{F}$	$V_{CC}, V_{PP}$	2	2	$\mu\text{F}$
$C_{OUT}$	pF	Output	10	20	pF

NOTES:  
 1.  $V_{MAX}$  means Absolute Maximum Voltage for input in the period of  $0V < V_{CC} < 2.0V$ . ( $C_{IN}$  is only  $0V - V_{MAX}$  for  $V_{CC} < 2.0V$ .)  
 2. The  $t_{IN}$  and  $t_{OUT}$  are defined as "linear waveforms" in the period of  $10\%$  to  $90\%$  or vice-versa. Even if the waveform is not a "linear waveform", its rising and falling time must meet this specification.







C MIN	L ± 0.008	P MIN $\triangle 1$	S MIN	T $\triangle 2$	W ± 0.004	X ± 0.002	Y ± 0.002
0.294 (10.0)	3.370 (85.60)	0.394 (10.0)	0.118 (3.0)	0.065 (1.65)	2.126 (54.0)	0.039 (1.00)	0.063 (1.60)

$\triangle 1$  POLARIZATION KEY LENGTH.

$\triangle 2$  INTERCONNECT AREA TOLERANCE = ±0.002  
SUBSTRATE AREA TOLERANCE = ±0.004

3 MILLIMETERS ARE IN PARENTHESIS ( ).

290491-6







## SERIES 2 FLASH MEMORY CARDS

### IMC002FLSA, IMC004FLSA, IMC010FLSA, IMC020FLSA

- 2, 4, 10 and 20 Megabyte Capacities
- PCMCIA 2.0/JEIDA 4.1 68-Pin Standard
  - Hardwired Card Information Structure
  - Byte- or Word-Wide Selectable
- Component Management Registers for Card Status/Control and Flexible System Interface
- Automatic Erase/Write
  - Monitored with Ready/Busy Output
- Card Power-Down Modes
  - Deep-Sleep for Low Power Applications
- Mechanical Write Protect Switch
- Solid-State Reliability
- Intel FlashFile™ Architecture
- High-Performance Read Access
  - 200 ns Maximum
- High-Performance Random Writes
  - 10  $\mu$ s Typical Word Write
- Erase Suspend to Read Command
  - Keeps Erase as Background Task
- Nonvolatility (Zero Retention Power)
  - No Batteries Required for Back-up
- ETOX™ III 0.8 $\mu$  Flash Memory Technology
  - 5V Read, 12V Erase/Write
  - High-Volume Manufacturing Experience

Intel's Series 2 Flash Memory Card facilitates high-performance disk emulation in mobile PCs and dedicated equipment. Manufactured with Intel's ETOX™ III 0.8 $\mu$ , FlashFile Memory devices, the Series 2 Card allows code and data retention while erasing and/or writing other blocks. Additionally, the Series 2 Flash Memory Card features low power modes, flexible system interfacing and a 200 ns read access time. When coupled with Intel's low-power microprocessors, these cards enable high-performance implementations of mobile computers and systems.

Series 2 Cards conform to the Personal Computer Memory Card International Association (PCMCIA 2.01)/Japanese Electronics Industry Development Association (JEIDA 4.1) 68-pin standard, providing electrical and physical compatibility.

Data file management software, such as Microsoft's\* Flash File System (FFS), provide data file storage and memory management, much like a disk operating system. Intel's Series 2 Flash Memory Cards, coupled with flash file management software, effectively provide a removable, all-silicon mass storage solution with higher performance and reliability than disk-based memory architectures.

Designing with Intel's FlashFile Architecture enables OEM system manufacturers to design and manufacture a new generation of mobile PCs and dedicated equipment where high performance, ruggedness, long battery life and lighter weight are a requirement. For large user groups in workstation environments, the Series 2 Cards provide a means to securely store user data and backup system configuration/status information.

Table 1. Series 2 Flash Memory Card Pinout

Pin	Signal	I/O	Function	Active
1	GND		Ground	
2	DQ <sub>3</sub>	I/O	Data Bit 3	
3	DQ <sub>4</sub>	I/O	Data Bit 4	
4	DQ <sub>5</sub>	I/O	Data Bit 5	
5	DQ <sub>6</sub>	I/O	Data Bit 6	
6	DQ <sub>7</sub>	I/O	Data Bit 7	
7	CE <sub>1</sub> #	I	Card Enable 1	LO
8	A <sub>10</sub>	I	Address Bit 10	
9	OE #	I	Output Enable	LO
10	A <sub>11</sub>	I	Address Bit 11	
11	A <sub>9</sub>	I	Address Bit 9	
12	A <sub>8</sub>	I	Address Bit 8	
13	A <sub>13</sub>	I	Address Bit 13	
14	A <sub>14</sub>	I	Address Bit 14	
15	WE #	I	Write Enable	LO
16	RDY/BSY #		Ready-Busy	HI/LO
17	V <sub>CC</sub>		Supply Voltage	
18	V <sub>PP1</sub>		Supply Voltage	
19	A <sub>16</sub>	I	Address Bit 16	
20	A <sub>15</sub>	I	Address Bit 15	
21	A <sub>12</sub>	I	Address Bit 12	
22	A <sub>7</sub>	I	Address Bit 7	
23	A <sub>6</sub>	I	Address Bit 6	
24	A <sub>5</sub>	I	Address Bit 5	
25	A <sub>4</sub>	I	Address Bit 4	
26	A <sub>3</sub>	I	Address Bit 3	
27	A <sub>2</sub>	I	Address Bit 2	
28	A <sub>1</sub>	I	Address Bit 1	
29	A <sub>0</sub>	I	Address Bit 0	
30	DQ <sub>0</sub>	I/O	Data Bit 0	
31	DQ <sub>1</sub>	I/O	Data Bit 1	
32	DQ <sub>2</sub>	I/O	Data Bit 2	
33	WP	O	Write Protect	HI
34	GND		Ground	

Pin	Signal	I/O	Function	Active
35	GND		Ground	
36	CD <sub>1</sub> #	O	Card Detect 1	LO
37	DQ <sub>11</sub>	I/O	Data Bit 11	
38	DQ <sub>12</sub>	I/O	Data Bit 12	
39	DQ <sub>13</sub>	I/O	Data Bit 13	
40	DQ <sub>14</sub>	I/O	Data Bit 14	
41	DQ <sub>15</sub>	I/O	Data Bit 15	
42	CE <sub>2</sub> #	I	Card Enable 2	LO
43	NC			
44	RFU		Reserved	
45	RFU		Reserved	
46	A <sub>17</sub>	I	Address Bit 17	
47	A <sub>18</sub>	I	Address Bit 18	
48	A <sub>19</sub>	I	Address Bit 19	
49	A <sub>20</sub>	I	Address Bit 20	
50	A <sub>21</sub>	I	Address Bit 21	
51	V <sub>CC</sub>		Supply Voltage	
52	V <sub>PP2</sub>		Supply Voltage	
53	A <sub>22</sub>	I	Address Bit 22	
54	A <sub>23</sub>	I	Address Bit 23	
55	A <sub>24</sub>	I	Address Bit 24	
56	A <sub>25</sub>		No Connect	
57	RFU		Reserved	
58	RST	I	Reset	HI
59	WAIT #	O	Extend Bus Cycle	LO
60	RFU		Reserved	
61	REG #	I	Register Select	LO
62	BVD <sub>2</sub>	O	Batt. Volt Det 2	
63	BVD <sub>1</sub>	O	Batt. Volt Det 1	
64	DQ <sub>8</sub>	I/O	Data Bit 8	
65	DQ <sub>9</sub>	I/O	Data Bit 9	
66	DQ <sub>10</sub>	I/O	Data Bit 10	
67	CD <sub>2</sub> #	O	Card Detect 2	LO
68	GND		Ground	

Table 2. Series 2 Flash Memory Card Pin Descriptions

Symbol	Type	Name and Function
A <sub>0</sub> –A <sub>25</sub>	I	<b>ADDRESS INPUTS:</b> A <sub>0</sub> through A <sub>25</sub> are address bus lines which enable direct addressing of 64 megabytes of memory on a card. A <sub>0</sub> is not used in word access mode. A <sub>24</sub> is the most significant address bit. Note: A <sub>25</sub> is a no-connect but should be provided on host side.
DQ <sub>0</sub> –DQ <sub>15</sub>	I/O	<b>DATA INPUT/OUTPUT:</b> DQ <sub>0</sub> through DQ <sub>15</sub> constitute the bidirectional data bus. DQ <sub>15</sub> is the most significant bit.
CE <sub>1</sub> #, CE <sub>2</sub> #	I	<b>CARD ENABLE 1, 2:</b> CE <sub>1</sub> # enables even bytes, CE <sub>2</sub> # enables odd bytes. Multiplexing A <sub>0</sub> , CE <sub>1</sub> # and CE <sub>2</sub> # allows 8-bit hosts to access all data on DQ <sub>0</sub> through DQ <sub>7</sub> . (See Table 3 for a more detailed description.)
OE #	I	<b>OUTPUT ENABLE:</b> Active low signal gating read data from the memory card.
WE #	I	<b>WRITE ENABLE:</b> Active low signal gating write data to the memory card.
RDY/BSY #	O	<b>READY/BUSY OUTPUT:</b> Indicates status of internally timed erase or write activities. A high output indicates the memory card is ready to accept accesses. A low output indicates that a device(s) in the memory card is(are) busy with internally timed activities. See text for an alternate function (READY-BUSY MODE REGISTER).
CD <sub>1</sub> # & CD <sub>2</sub> #	O	<b>CARD DETECT 1, 2:</b> These signals provide for correct card insertion detection. They are positioned at opposite ends of the card to detect proper alignment. The signals are connected to ground internally on the memory card and will be forced low whenever a card is placed in the socket. The host socket interface circuitry shall supply 10K or larger pull-up resistors on these signal pins.
WP	O	<b>WRITE PROTECT:</b> Write Protect reflects the status of the Write-Protect switch on the memory card. WP set high = write protected, providing internal hardware write lockout to the flash array.
V <sub>PP1</sub> , V <sub>PP2</sub>		<b>WRITE/ERASE POWER SUPPLY:</b> (12V nominal) for erasing memory array blocks or writing data in the array. They must be 12V to perform an erase/write operation. V <sub>PP1</sub> supplies even byte Erase/Write voltage and V <sub>PP2</sub> supplies the odd byte Erase/Write voltage.
V <sub>CC</sub>		<b>CARD POWER SUPPLY</b> (5V nominal) for all internal circuitry.
GND	I	<b>GROUND</b> for all internal circuitry.
REG #	I	<b>REGISTER SELECT</b> provides access to Series 2 Flash Memory Card registers and Card Information Structure in the Attribute Memory Plane.
RST	I	<b>RESET</b> from system, active high. Places card in Power-On Default State. RESET pulse width must be ≥ 200 ns.
WAIT #	O	<b>WAIT (Extend Bus Cycle)</b> is used by Intel's I/O cards and is driven high.
BVD <sub>1</sub> , BVD <sub>2</sub>	O	<b>BATTERY VOLTAGE DETECT:</b> Upon completion of the power on reset cycle, these signals are driven high to maintain SRAM-card compatibility.
RFU		<b>RESERVED FOR FUTURE USE</b>
NC		<b>NO INTERNAL CONNECTION.</b> Pin may be driven or left floating.




Figure 1. Detailed Block Diagram. The Card Control Logic Provides Decoding Buffering and Control Signals.



## APPLICATIONS

Intel's second generation Series 2 Flash Memory Cards facilitate high performance disk emulation for the storage of data files and application programs on a purely solid-state removable medium. File management software, such as Microsoft's Flash File System, in conjunction with the Series 2 Flash Memory Cards enable the design of high-performance light-weight notebook, palmtop, and pen-based PCs that have the processing power of today's desktop computers.

Application software stored on the flash memory card substantially reduces the slow disk-to-DRAM download process. Replacing the mechanical disk results in a dramatic enhancement of read performance and substantial reduction of power consumption, size and weight—considerations particularly important in portable PCs and equipment. The Series 2 Card's high performance read access time allows the use of Series 2 Cards in an "execute-in-place" (XIP) architecture. XIP eliminates redundancy associated with DRAM/Disk memory system architectures. Operating systems stored in Flash Memory decreases system boot or program load times, enabling the design of PCs that boot, operate, store data files and execute application programs from/to nonvolatile memory without losing the ability to perform an update.

File management systems modify and store data files by allocating flash memory space intelligently. Wear leveling algorithms, employed to equally distribute the number of rewrite cycles, ensure that no particular block is cycled excessively relative to other blocks. This provides hundreds of thousands of hours of power on usage.

This file management software enables the user to interact with the flash memory card in precisely the same way as a magnetic disk.

For example, the Microsoft Flash File System enables the storage and modification of data files by utilizing a linked-list directory structure that is evenly distributed along with the data throughout the memory array. The linked-list approach minimizes file fragmentation losses by using variable-sized data structures rather than the standard sector/cluster method of disk-based systems.

Series 2 Flash Memory Cards provide durable non-volatile memory storage for mobile PCs on the road, facilitating simple transfer back into the desktop environment.

For systems currently using a static RAM/battery configuration for data acquisition, the Series 2 Flash Memory Card's nonvolatility eliminates the need for battery backup. The concern for battery failure no longer exists, an important consideration for portable computers and medical instruments, both requiring continuous operation. Series 2 Cards consume no power when the system is off, and only 5  $\mu$ A in Deep-Sleep mode (20 Megabyte card). Furthermore, Flash Memory Cards offer a considerable cost and density advantage over memory cards based on static RAM with battery backup.

Besides disk emulation, the Series 2 Card's electrical block-erasure, data writability, and inherent nonvolatility fit well with data accumulation and recording needs. Electrical block-erasure provides design flexibility to selectively rewrite blocks of data, while saving other blocks for infrequently updated parameters and lookup tables. For example, networks and systems that utilize large banks of battery-backed DRAM to store configuration and status benefit from the Series 2 Flash Card's nonvolatility and reliability.

## SERIES 2 ARCHITECTURE OVERVIEW

The Series 2 Flash Memory Card contains a 2 to 20 Megabyte Flash Memory array consisting of 2 to 20 28F008SA FlashFile Memory devices. Each 28F008SA contains sixteen individually-erasable, 64 Kbyte blocks; therefore, the Flash Memory Card contains from 32 to 320 device blocks. It also contains two Card Control Logic devices that manage the external interface, address decoding, and component management logic. (Refer to Figure 1 for a block diagram.)

To support PCMCIA-compatible word-wide access, devices are paired so that each accessible memory block is 64 KWords (see Figure 2). Card logic allows the system to write or read one word at a time, or one byte at a time by referencing the high or low byte. Erasure can be performed on the entire block pair (high and low device blocks simultaneously), or on the high or low byte portion separately.

Also in accordance with PCMCIA specifications this product supports byte-wide operation, in which the flash array is divided into 128K x 8 bit device blocks. In this configuration, odd bytes are multiplexed onto the low byte data bus.




Figure 2. Memory Architecture. Each Device Pair Consists of Sixteen 64 KWord Blocks.

Series 2 Flash Memory Cards offer additional features over the Bulk Erase Flash Card product family (refer to iMC001FLKA, iMC002FLKA and iMC004FLKA data sheets). Some of the more notable enhancements include: high density capability, erase blocking, internal write/erase automation, erase suspension to read, Component Management Registers that provide software control of device-level functions and a deep-sleep mode.

Erase blocking facilitates solid-state storage applications by allowing selective memory reclamation. Multiple 64 Kbyte blocks may be simultaneously erased within the memory card as long as not more than one block per device is erasing. This shortens the total time required for erasure, but requires additional supply current. A block typically requires 1.6 seconds to erase. Each memory block can be erased and completely written 100,000 times.

Erase suspend allows the system to temporarily interrupt a block erase operation. This mode permits reads from alternate device blocks while that same device contains an erasing block. Upon completion of the read operation, erasure of the suspended block must be resumed.

Write/erase automation simplifies the system software interface to the card. A two-step command sequence initiates write or erase operations and provides additional data security. Internal device circuits automatically execute the algorithms and timings necessary for data-write or block-erase operations, including verifications for long-term data integrity. While performing either data-write or block-erase, the memory card interface reflects this by bringing its RDY/BSY# (Ready/Busy) pin low. This output goes high when the operation completes. This feature reduces CPU overhead and allows software polling or hardware interrupt mechanisms. Writing memory data is achieved in single byte or word increments, typically in 10  $\mu$ s.

Read access time is 200 ns or less over the 0°C to 60°C temperature range.

The Reset-PowerDown mode reduces power consumption to less than 5  $\mu$ A to help extend battery life of portable host systems. Activated through software control, this mode optionally affects the entire flash array (Global Reset-PowerDown Register) or specific device pairs (Sleep Control Register).

## PCMCIA/JEIDA INTERFACE

The Series 2 Flash Memory Card interface supports the PCMCIA 2.01 and JEIDA 4.1 68-pin card format (see Tables 1 and 2). Detailed specifications are described in the PC Card Standard, Release 2.0, September 1991, published by PCMCIA. The Series 2 Card conforms to the requirements of both Release 1 and Release 2 of the PC Card Standard.

Series 2 Card pin definitions are equivalent to the Bulk-Erase Flash Card except that certain No Connects are now used. A<sub>22</sub> through A<sub>24</sub>, RST (Reset), and RDY/BSY# (Ready/Busy) have pin assignments as set by the PCMCIA standard.

**NOTE:** The READY/BUSY signal is abbreviated as RDY/BSY# by PCMCIA (card level) and as RY/BY# by JEDEC (component level).

The outer shell of the Series 2 card meets all PCMCIA/JEIDA Type 1 mechanical specifications. See Figure 19 for mechanical dimensions.

## WRITE PROTECT SWITCH

A mechanical write protect switch provides the card's memory array with internal write lockout. The Write-Protect (WP) output pin reflects the status of this mechanical switch. It outputs a high signal (V<sub>OH</sub>) when writes are disabled. This switch does not lock out writes to the Component Management Registers.

## BATTERY VOLTAGE DETECT

PCMCIA requires two signals, BVD<sub>1</sub> and BVD<sub>2</sub>, be supplied at the interface to reflect card battery condition. Flash Memory Cards do not require batteries. When the power on reset cycle is complete, BVD<sub>1</sub> and BVD<sub>2</sub> are driven high to maintain compatibility.

## CARD DETECT

Two signals, CD<sub>1</sub># and CD<sub>2</sub>#, allow the host to determine proper socket seating. They reside at opposite ends of the connector and are tied to ground within the memory card.

## DESIGN CONSIDERATIONS

The Series 2 Card consists of two separate memory planes: the Common Memory Plane (or Main Memory) and the Attribute Memory Plane. The Common Memory Plane resides in the banks of device pairs and represents the user-alterable memory space.

The Component Management Registers (CMR) and the hardwired Card Information Structure (CIS) reside in the Attribute Memory Plane within the Card Control Logic, as shown in Figure 3. The Card Control Logic interfaces the PCMCIA connector and the internal flash memory array and performs address decoding and data control.




Figure 3. Component Management Registers Allow S/W Control of Components within Card

## ADDRESS DECODE

Address decoding provides the decoding logic for the 2 to 20 Device Chip Enables and the elements of the Attribute Memory Plane. REG# selects between the Common Memory Plane (REG# = V<sub>1H</sub>) and the Attribute Memory Plane (REG# = V<sub>1L</sub>).

### NOTE:

The Series 2 Card has *active* address inputs A<sub>0</sub> to A<sub>24</sub> implying that reading and writing to addresses beyond 32 Megabytes causes wraparound. Furthermore, reads to illegal addresses (for example, between 20 and 32 Meg on a 20 Megabyte card) returns 0FFFFh data.

The 28F008SA devices, storing data, applications or firmware, form the Common Memory Plane accessed individually or as device pairs. Memory is linearly mapped in the Common Memory Plane. Three memory access modes are available when accessing the Common Memory Plane: Byte-Wide, Word Wide, and Odd-Byte modes.

Additional decoding selects the hardwired PCMCIA CIS and Component Management Registers mapped in the Attribute Memory Plane beginning at address 000000H.

The 512 memory-mapped even-byte CMRs are linearly mapped beginning at address 4000H in the Attribute Memory Plane.

## DATA CONTROL

Data Control Logic selects the path and direction for accessing the Common or Attribute Memory Plane. It controls any of the PCMCIA-defined Word-Wide, Byte-Wide or Odd-Byte modes for either reads or writes to these areas. As shown in Table 3, input pins which determine these selections are REG#, A<sub>0</sub> through A<sub>24</sub>, WE#, OE#, CE<sub>1</sub>#, and CE<sub>2</sub>#. PCMCIA specifications allow only even-byte access to the Attribute Memory Plane.

In Byte-Wide mode, bytes contiguous in software actually alternate between two device blocks of a device pair. Therefore, erasure of one device block erases every other contiguous byte. In accordance with the PCMCIA standard for memory configuration, the Series 2 Card does not support confining contiguous bytes within one flash device when in by-8 mode.




Figure 3. Component Management Registers Allow S/W Control of Components on the Card



**Table 3. Data Access Mode Truth Table**

Function Mode	REG#	CE# <sub>2</sub>	CE# <sub>1</sub>	A <sub>0</sub>	OE#	WE#	V <sub>PP2</sub>	V <sub>PP1</sub>	D <sub>15</sub> -D <sub>8</sub>	D <sub>7</sub> -D <sub>0</sub>
<b>COMMON MEMORY PLANE</b>										
STANDBY <sup>(1)</sup>	X	H	H	X	X	X	V <sub>PPL</sub> <sup>(2)</sup>	V <sub>PPL</sub> <sup>(2)</sup>	HIGH-Z	HIGH-Z
BYTE READ	H	H	L	L	L	H	V <sub>PPL</sub> <sup>(2)</sup>	V <sub>PPL</sub> <sup>(2)</sup>	HIGH-Z	EVEN-BYTE
	H	H	L	H	L	H	V <sub>PPL</sub> <sup>(2)</sup>	V <sub>PPL</sub> <sup>(2)</sup>	HIGH-Z	ODD-BYTE
WORD READ	H	L	L	X	L	H	V <sub>PPL</sub> <sup>(2)</sup>	V <sub>PPL</sub> <sup>(2)</sup>	ODD-BYTE	EVEN-BYTE
ODD-BYTE READ	H	L	H	X	L	H	V <sub>PPL</sub> <sup>(2)</sup>	V <sub>PPL</sub> <sup>(2)</sup>	ODD-BYTE	HIGH-Z
BYTE WRITE	H	H	L	L	H	L	V <sub>PPH</sub>	V <sub>PPH</sub>	X	EVEN-BYTE
	H	H	L	H	H	L	V <sub>PPH</sub>	V <sub>PPH</sub>	X	ODD-BYTE
WORD WRITE	H	L	L	X	H	L	V <sub>PPH</sub>	V <sub>PPH</sub>	ODD-BYTE	EVEN-BYTE
ODD-BYTE WRITE	H	L	H	X	H	L	V <sub>PPH</sub>	V <sub>PPL</sub> <sup>(2)</sup>	ODD-BYTE	X
<b>ATTRIBUTE MEMORY PLANE</b>										
BYTE READ	L	H	L	L	L	H	X <sup>(2)</sup>	X <sup>(2)</sup>	HIGH-Z	EVEN-BYTE
	L	H	L	H	L	H	X <sup>(2)</sup>	X <sup>(2)</sup>	HIGH-Z	INVALID
WORD READ	L	L	L	X	L	H	X <sup>(2)</sup>	X <sup>(2)</sup>	INVALID DATA <sup>(3)</sup>	EVEN-BYTE
ODD-BYTE READ	L	L	H	X	L	H	X <sup>(2)</sup>	X <sup>(2)</sup>	INVALID DATA <sup>(3)</sup>	HIGH-Z
BYTE WRITE	L	H	L	L	H	L	X <sup>(2)</sup>	X <sup>(2)</sup>	X	EVEN-BYTE
	L	H	L	H	H	L	X <sup>(2)</sup>	X <sup>(2)</sup>	X	INVALID OPERATION <sup>(3)</sup>
WORD WRITE	L	L	L	X	H	L	X <sup>(2)</sup>	X <sup>(2)</sup>	INVALID OPERATION <sup>(3)</sup>	EVEN-BYTE
ODD-BYTE WRITE	L	L	H	X	H	L	X <sup>(2)</sup>	X <sup>(2)</sup>	INVALID OPERATION <sup>(3)</sup>	X

**NOTES:**

- Standby mode is valid in Common Memory or Attribute Memory access.
- To meet the low power specifications, V<sub>PP</sub> = V<sub>PPL</sub>; however V<sub>PPH</sub> presents no reliability problems.
- Odd-Byte data are not valid during access to the Attribute Memory Plane.
- H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't Care.

## PRINCIPLES OF OPERATION

Intel's Series 2 Flash Memory Card provides electrically-alterable, non-volatile, random-access storage. Individual 28F008SA devices utilize a Command User Interface (CUI) and Write State Machine (WSM) to simplify block-erasure and data write operations.

## COMMON MEMORY ARRAY

Figure 4 shows the Common Memory Plane's organization. The first block pair (64 KWords) of Common Memory, referred to as the Common Memory Card Information Structure Block, *optionally* extends the hardwired CIS in the Attribute Memory Plane for additional card information. This may be written during initial card formatting for OEM customization. Since this CIS Block is part of Common Memory, its data can be altered. Write access to the Common Memory CIS Block is controlled by the Write Protect Control Register which may be activated by system software after power-up. Additionally, the entire Common Memory plane (minus the Common Memory CIS Block) may be software write protected. *Note that the Common Memory CIS Block is not part of the Attribute Memory Plane. Do not assert REG# to access the Common Memory CIS Block.*

13FFFFFH	Device Pair 9
1200000H	
1000000H	Device Pair 8
0E00000H	Device Pair 7
0C00000H	Device Pair 6
0A00000H	Device Pair 5
0800000H	Device Pair 4
0600000H	Device Pair 3
0400000H	Device Pair 2
0200000H	Device Pair 1
0020000H	Device Pair 0
0000000H	Optional CIS

**Figure 4. Common Memory Plane. Use the Optional Common Memory Plane CIS for Custom Card Format Information.**

## HARDWIRED CIS

The card's structure description resides in the even-byte locations starting at 0000H and going to the CIS ending tuple (FNULL) within the Attribute Memory Plane. Data included in the hardwired CIS consists of tuples. Tuples are a variable-length list of data blocks describing details such as manufacturer's name, the size of each memory device and the number of flash devices within the card.

## COMPONENT MANAGEMENT REGISTERS (CMRs)

The CMRs in the Attribute Memory Plane provide special, software-controlled functionality. Card Control Logic includes circuitry to access the CMRs. REG (PCMCIA, pin 61) selects the Attribute Memory Plane (and therefore the CMRs) when equal to  $V_{IL}$ .

CMRs are classified into two categories: those defined by PCMCIA R2.0 and those included by Intel (referred to as Performance Enhancement Registers) to enhance the interface between the host system and the card's flash memory array. CMRs (See Figure 3) provide seven control functions—Ready-Busy Interrupt Mode, Device Ready-Busy Status, Device Ready-Busy Mask, Reset-PowerDown Control, Software-controlled Write Protection, Card Status and Soft Reset.


## SOFT RESET REGISTER (PCMCIA) (CONFIGURATION OPTION)

The SOFT RESET REGISTER (Attribute Memory Plane Address 4000H, Figure 5) is defined in the PCMCIA Release 2.0 specification as the Configuration Option Register.

Bit 7 is the soft reset bit (SRESET). Writing a 1 to this bit initiates card reset to the power-on default state (see Side Bar page 11). This bit must be cleared to use the CMRs or to access the devices.

SRESET implements in software what the reset pin implements in hardware. On power-up, the card automatically assumes default conditions. Similar to the reset pin (pin 58), this bit clears at the end of a power-on reset cycle or a system reset cycle.

Bits 0 through 6 are not used by this memory card, but power up as zeroes for PCMCIA compatibility.



**Figure 5. SOFT RESET REGISTER (PCMCIA). Sets the Memory Card in the Power-On Default State.**

**POWER-ON DEFAULT CONDITIONS**

- All Devices Powered Up In Standby Mode
- Common Memory Available For Writes
- All Device Ready/Busy Outputs Unmasked
- PCMCIA Ready/Busy Mode Enabled
- Ready/Busy Output Goes To Ready

**Global PowerDown Register (PCMCIA)**

(Configuration and Status)


The Global Reset-PowerDown Register (Attribute Memory Plane Address 4002H, Figure 6) is referred to as the Configuration and Status Register in the PCMCIA Release 2.0 specification.

Bit 2 (RP) controls global card power-down. Writing a 1 to this bit places each device within the card into "Deep-Sleep" mode. *Devices in Deep-Sleep are not accessible.* Recovery from power-down requires 500 ns for reads and 1  $\mu$ s for writes.

The RP bit defaults to 0 on card power-up or reset. Setting or clearing this bit has no affect on the bit settings of the Sleep Control Register.

The remaining Global Reset-PwrDwn Register bits are defined for Intel's family of I/O cards and are driven low for compatibility.

6



**Figure 6. GLOBAL RESET-PWRDWN REGISTER (PCMCIA). The RP Bit Enables Reset PowerDown of All Flash Memory Devices.**

CARD STATUS REGISTER								
(Read Only Register)								
ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4100H	ADM	ADS	SRESET	CMWP	RP	CISWP	WP	RDY/BSY #

Figure 7. CARD STATUS REGISTER (Intel) Provides a Quick Review of the Card's Status

## CARD STATUS REGISTER (INTEL)

The Read-Only, CARD STATUS REGISTER (Attribute Memory Plane Address 4100H, Figure 7) returns generalized status of the Series 2 Card and its CMRs.

Bit 0 (RDY/BSY #) reflects the card's RDY/BSY # (Ready-Busy) output. Software polling of this bit provides data-write or block-erase operation status. A zero indicates a busy device(s) in the card.

Bit 1 (WP) reports the position of the card's Write Protection switch with 1 indicating write protected. It reports the status of the WP pin.

Bit 2 (CISWP) reflects whether the Common Memory CIS is write protected using the WRITE PROTECT REGISTER, with 1 indicating write protected.

Bit 3 (RP) reports whether the entire flash memory array is in "Deep-Sleep" (Reset-PwrDwn) mode, with 1 indicating "Deep-Sleep". This bit reflects the RP bit of the GLOBAL RESET-POWERDOWN REGISTER. Powering down *all* device pairs individually (using the Sleep Control Register), also sets this bit.

Bit 4 (CMWP) reports whether the Common Memory Plane (minus Common Memory CIS) is write protected via the WRITE PROTECT REGISTER with 1 indicating write protected.

Bit 5 (SRESET) reflects the SRESET bit of the SOFT RESET REGISTER. It reports that the card is in Soft

Reset with 1 indicating reset. When this bit is zero, the flash memory array and CMRs may be accessed, otherwise clear it via the SRESET REGISTER.

Bit 6 (ADS, ANY DEVICE SLEEP) is the "ORed" value of the SLEEP CONTROL REGISTER. Powering down any device pair sets this bit.

Bit 7 (ADM, ANY DEVICE MASKED) is the "ORed" value of the READY/BUSY MASK REGISTER. Masking any device sets this bit.

## WRITE PROTECTION REGISTER (INTEL)

The WRITE PROTECTION REGISTER (Attribute Memory Plane Address 4104H, Figure 8) selects whether the optional Common Memory CIS and the remaining Common Memory blocks are write protected (see Figure 4).

Enable Common Memory CIS write protection by writing a 1 to the CISWP Bit (bit 0).

Enable write protection of the remaining Common Memory blocks by writing a 1 to the CMWP Bit (bit 1).

In the power-on default state, both bits are 0, and therefore not write protected.

Reserved bits (2-7) have undefined values and should be written as zeroes for future compatibility.

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4104H	CMWP	CISWP	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED



WRITE PROTECTION REGISTER								
(Read/Write Register)								
ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4104H	RESERVED FOR FUTURE USE						CMWP	CISWP
1 = WRITE PROTECT								

Figure 8. WRITE PROTECTION REGISTER (Intel) Eliminates Accidental Data Corruption

### SLEEP CONTROL REGISTER (INTEL)

Unlike the GLOBAL RESET-POWERDOWN REGISTER, which simultaneously resets and places all flash memory devices into a Deep-Sleep mode, the SLEEP CONTROL REGISTER (Attribute Memory Plane Address 4118H–411AH, Figure 9) allows selective power-down control of individual device pairs.

Writing a 1 to a specific bit of the SLEEP CONTROL REGISTER places the corresponding device pair into the "Deep-Sleep" mode. *Devices in Deep-Sleep are not accessible.* On cards with fewer than 20 Megabytes (10 device pairs), writing a one to an absent device pair has no affect and reads back as zero.

This register contains all zeroes (i.e., not in Deep-Sleep mode) when the card powers up or after a hard or soft reset. Furthermore, the Global Reset-PowerDown Register has no affect on the contents of this register. Therefore, any bit settings of the

Sleep Control Register will remain unchanged after returning from a global reset and power down (writing a zero to the RP bit of the Global Reset-PowerDown Register).

### READY-BUSY STATUS REGISTER (INTEL)

The bits in the Read-only, READY-BUSY Status Register (Attribute Memory Plane Address 4130H–4134H, Figure 10) reflect the status (READY=1, BUSY=0) of each device's RY/BY# output. A busy condition indicates that a device is currently processing a data-write or block-erase operation.

These bits are logically "AND-ed" to form the Ready/Busy output (RDY/BSY#, pin 16) of the PCMCIA interface. On memory cards with fewer than 20 devices, unused Device RY/BY# Status Register bits appear as ready.

SLEEP CONTROL REGISTER								
(Read/Write Register)								
ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
411AH	RESERVED						DEVICES 18/19	DEVICES 16/17
4118H	DEVICES 14/15	DEVICES 12/13	DEVICES 10/11	DEVICES 8/9	DEVICES 6/7	DEVICES 4/5	DEVICES 2/3	DEVICES 0/1
1 = SELECTED DEVICE PAIR IN POWER-DOWN MODE AND RESET								

Figure 9. SLEEP CONTROL REGISTER (Intel) Allows Specific Devices to be Reset and Put into Power-Down Mode

## READY-BUSY STATUS REGISTER

(Read/Write Register)

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4134H	RESERVED				DEVICE 19	DEVICE 18	DEVICE 17	DEVICE 16
4132H	DEVICE 15	DEVICE 14	DEVICE 13	DEVICE 12	DEVICE 11	DEVICE 10	DEVICE 9	DEVICE 8
4130H	DEVICE 7	DEVICE 6	DEVICE 5	DEVICE 4	DEVICE 3	DEVICE 2	DEVICE 1	DEVICE 0

1 = DEVICE READY, 0 = DEVICE BUSY

**Figure 10. READY-BUSY STATUS REGISTER (Intel) Provides Operation Status of All Flash Memory Devices**

## READY-BUSY MASK REGISTER (INTEL)

The bits of the Read/Write READY-BUSY MASK REGISTER (Attribute Memory Plane Address 4120H–4124H, Figure 11) mask out the corresponding “AND-ed” READY-BUSY STATUS REGISTER bits from the PCMCIA data bus (RDY/BSY #, pin 16) and the CARD STATUS REGISTER RDY/BSY # Bit (bit 0).

In an unmasked condition (MASK REGISTER bits = 0), any device RY/BSY # output going low pulls the card's RDY/BSY # output to  $V_{IL}$  (BUSY). In this case, all devices must be READY to allow the card's RDY/BSY # output to be ready ( $V_{IH}$ ). *This is referred to as the PCMCIA READY-BUSY MODE. An alternate type of READY-BUSY function is described in the next section, READY-BUSY MODE REGISTER.*

## READY-BUSY MASK

(Read/Write Register)

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4124H	RESERVED				DEVICE 19	DEVICE 18	DEVICE 17	DEVICE 16
4122H	DEVICE 15	DEVICE 14	DEVICE 13	DEVICE 12	DEVICE 11	DEVICE 10	DEVICE 9	DEVICE 8
4120H	DEVICE 7	DEVICE 6	DEVICE 5	DEVICE 4	DEVICE 3	DEVICE 2	DEVICE 1	DEVICE 0

1 = MASK ENABLED

**Figure 11. READY-BUSY MASK REGISTER (Intel) Essential for Write Optimization**

If the READY-BUSY MASK REGISTER bits are set to ones (masked condition), the RDY/BSY# output and the CARD STATUS REGISTER RDY/BSY# bit will reflect a READY condition regardless of the state of the corresponding devices. The READY-BUSY MASK REGISTER does not affect the READY-BUSY STATUS REGISTER allowing software polling to determine operation status.

Unmasked is the default condition for the bits in this register. On memory cards with fewer than 20 devices, unused device mask bits appear as masked.

## READY-BUSY MODE REGISTER (INTEL)

The READY-BUSY MODE REGISTER (Attribute Memory Plane Address 4140H, Figure 12) provides the selection of two types of system interfacing for the busy-to-ready transition of the card's RDY/BSY# pin:

1. The standard PCMCIA READY-BUSY MODE, in which the card's RDY/BSY# signal generates a low-to-high transition (from busy to ready) only after *all* busy devices (not including masked devices) have completed their data-write or block-erase operations. This may result in a long interrupt latency.
2. A High-Performance mode that generates a low-to-high (from busy-to-ready) transition after each device becomes ready. This provides the host

system with immediate notification that a specific device's operation has completed and that device may now be used. This is particularly useful in a file management application where a block pair, containing only deleted files, is being erased to free up space so new file data may be written.

Enabling the HIGH-PERFORMANCE READY-BUSY MODE requires a three step sequence:

1. Set all bits in the READY/BUSY MASK REGISTER. This prevents ready devices from triggering an unwanted interrupt when step 3 is performed.
2. Write 01H to the READY-BUSY MODE REGISTER. This sets the MODE bit.
3. Write 01H to the READY-BUSY MODE REGISTER. This clears the RACK bit.

The MODE and RACK bits *must* be written in the prescribed sequence, *not* simultaneously. The card's circuitry is designed purposely in this manner to prevent an initial, unwanted busy-to-ready transition. Note that in Step 2, writing to the RACK bit is a Don't Care.

When the High-Performance Mode is enabled, specific READY-BUSY MASK bits must be cleared after an operation is initiated on the respective devices. After each device becomes ready, the RDY/BSY# pin makes a low-to-high transition. To catch the next device's completion of an operation, the RACK bit must be cleared.

READY-BUSY MODE REGISTER								
(Read/Write Register)								
ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4140H	RESERVED FOR FUTURE USE						RACK	MODE

MODE = READY-BUSY MODE  
0 = PCMCIA MODE  
1 = HIGH PERFORMANCE

RACK = READY ACKNOWLEDGE CLEAR TO SET UP RDY/BSY# PIN, THEN CLEAR AFTER EACH DEVICE BECOMES READY TO ACKNOWLEDGE TRANSITION.

Figure 12. High Performance Ready-Busy Mode REGISTER (Intel)  
Used to Trigger a Ready Interrupt for Each Device

## PRINCIPLES OF DEVICE OPERATION

Individual 28F008SA devices include a Command User Interface (CUI) and a Write State Machine (WSM) to manage write and erase functions in each device block.

The CUI serves as the device's interface to the Card Control Logic by directing commands to the appropriate device circuitry (Table 4). It allows for fixed power supplies during block erasure and data writes. The CUI handles the WE# interface into the device data and address latches, as well as system software requests for status while the WSM is operating.

The CUI itself does not occupy an addressable memory location. The CUI provides a latch used to store the command and address and data information needed to execute the command. Erase Setup and Erase Confirm commands require both appropriate command data and an address within the block to be erased. The Data Write Setup command requires both appropriate command data and the address of the location to be written, while the Data Write command consists of the data to be written and the address of the location to be written.

The CUI initiates flash memory writing and erasing operations only when V<sub>PP</sub> is at 12V. Depending on the application, the system designer may choose to make the V<sub>PP</sub> power supply switchable (available when writes and erases are required) or hardwired to V<sub>PPH</sub>. When V<sub>PP</sub> = V<sub>PPH</sub>, power savings are incurred and memory contents cannot be altered. The CUI architecture provides protection from unwanted write and erase operations even when high voltage is applied to V<sub>PP</sub>. Additionally, all functions are disabled whenever V<sub>CC</sub> is below the write lockout voltage V<sub>LKO</sub>, or when the card's Deep-Sleep modes are enabled. The WSM automates the writing and erasure of blocks within a device. This on-chip state machine controls block erase and data-write, freeing the host processor for other tasks. After receiving the Erase Setup and Erase Confirm commands from the CUI, the WSM controls block-erase. Progress is monitored via the device's status register, the card's control logic, and the RDY/BSY# pin of the PCMCIA interface. Data-write is similarly controlled, after destination address and expected data are supplied.

Table 4. Device Command Set

28F008SA Command <sup>(1)</sup>	Bus Cycles Req'd	First Bus Cycle				Second Bus Cycle			
		Operation	Addr <sup>(2)</sup>	Data		Operation	Addr <sup>(2)</sup>	Data	
				x8 Mode	x16 Mode			x8 Mode	x16 Mode
Read Array/Reset	1	Write	DA	FFH	FFFFH				
Intelligent Identifier	3	Write	DA	90H	9090H	Read	IA	IID <sup>(3)</sup>	IID <sup>(3)</sup>
Read Device Status Register	2	Write	DA	70H	7070H	Read	DA	SRD <sup>(4)</sup>	SRD <sup>(4)</sup>
Clear Device Status Register	1	Write	DA	50H	5050H				
Erase Setup/Erase Confirm	2	Write	BA	20H	2020H	Write	BA	D0H	D0D0H
Erase Suspend/ Erase Resume	2	Write	DA	B0H	B0B0H	Write	DA	D0H	D0D0H
Write Setup/Write	2	Write	WA	40H	4040H	Write	WA	WD <sup>(5)</sup>	WD <sup>(5)</sup>
Alternate Write Setup/Write <sup>(6)</sup>	2	Write	WA	10H	1010H	Write	WA	WD <sup>(5)</sup>	WD <sup>(5)</sup>

### NOTES:

- Commands other than those shown above are reserved by Intel for future device implementations and should not be used.
- DA = A device-level (or device pair) address within the card.  
BA = Address within the block of a specific device (device pair) being erased.  
WA = Address of memory location to be written.  
IA = A device-level address; 00H for manufacturer code, 01 for device code.
- Following the intelligent identifier command, two read operations access manufacturer (89H) and device codes (A2H).
- SRD = Data read from Device Status Register.
- WD = Data to be written at location WA. Data is latched on the rising edge of WE#.
- Either 40H or 10H are recognized by the WSM as the Write Setup command.



## COMMAND DEFINITIONS

### Read Array (FFH) —

Upon initial card power-up, after exit from the Deep-Sleep modes, and whenever illegal commands are given, individual devices default to the Read Array mode. This mode is also entered by writing FFH into the CUI. In this mode, microprocessor read cycles retrieve array data. Devices remain enabled for reads until the CUI receives an alternate command. Once the internal WSM has started a block-erase or data-write operation within a device, that device will not recognize the Read Array command until the WSM has completed its operation (or the Erase Suspend command is issued during erase).

### Intelligent Identifier (90H) —

After executing this command, the intelligent identifier values can be read. Only address  $A_0$  of each device is used in this mode, all other address inputs are ignored [(Manufacturer code = 89H for  $A_0 = 0$ ), (Device code = A2H for  $A_0 = 1$ )]. The device will remain in this mode until the CUI receives another command.

This information is useful by system software in determining what type of flash memory device is contained within the card and allows the correct matching of device to write and erase algorithms. System software that fully utilizes the PCMCIA specification will not use the intelligent identifier mode, as this data is available within the Card Information Structure (refer to section on PCMCIA Card Information Structure).

### Read Status Register (70H)

After writing this command, a device read outputs the contents of its Status Register, regardless of the address presented to that device. The contents of this register are latched on the falling edge of  $OE\#$ ,  $CE_1\#$  (and/or  $CE_2\#$ ), whichever occurs last in the read cycle. This prevents possible bus errors which might occur if the contents of the Status Register changed while reading its contents.  $CE_1\#$  (and  $CE_2\#$  for odd-byte or word access) or  $OE\#$  must be toggled with each subsequent status read, or the completion of a write or erase operation will not be evident. This command is executable while the WSM is operating, however, during a block-erase or data-write operation, reads from the device will auto-

matically return status register data. Upon completion of that operation, the device remains in the Status Register read mode until the CUI receives another command.

The Read Status Register command functions when  $V_{pp} = V_{ppl}$  or  $V_{pph}$ .

### Clear Status Register (50H)

The Erase Status and Write Status bits may be set to "1"s by the WSM and can only be reset by the Clear Status Register Command. These bits indicate various failure conditions. By allowing system software to control the resetting of these bits, several operations may be performed (such as cumulatively writing several bytes or erasing multiple blocks in sequence). The device's Status Register may then be polled to determine if an error occurred during that sequence. This adds flexibility to the way the device may be used.

Additionally, the  $V_{pp}$  Status bit (SR.3) MUST be reset by system software (Clear Status Register command) before further block-erases are attempted (after an error).

The Clear Status Register command functions when  $V_{pp} = V_{ppl}$  or  $V_{pph}$ . This command puts the device in the Read Array mode.

### Write Setup/Write

A two-command sequence executes a data-write operation. After the system switches  $V_{pp}$  to  $V_{pph}$ , the write setup command (40H) is written to the CUI of the appropriate device, followed by a second write specifying the address and write data (latched on the rising edge of  $WE\#$ ). The device's WSM controls the data-write and write verify algorithms internally. After receiving the two-command write sequence, the device automatically outputs Status Register data when read (see Figure 13). The CPU detects the completion of the write operation by analyzing card-level or device-level indicators. Card-level indicators include the  $RDY/BSY\#$  pin and the READY-BUSY STATUS REGISTER; while device-level indicators include the specific device's Status Register. Only the Read Status Register command is valid while the write operation is active. Upon completion of the data-write sequence (see section on Status Register) the device's Status Register reflects the result of the write operation. The device remains in the Read Status Register mode until the CUI receives an alternate command.

## Erase Setup/Erase Confirm Commands (20H)

Within a device, a two-command sequence initiates an erase operation on one device block at a time. After the system switches  $V_{PP}$  to  $V_{PPH}$ , an Erase Setup command (20H) prepares the CUI for the Erase Confirm command (D0H). The device's WSM controls the erase algorithms internally. After receiving the two-command erase sequence, the device automatically outputs Status Register data when read (see Figure 14). If the command after erase setup is not an Erase Confirm command, the CR sets the Write Failure and Erase Failure bits of the Status Register, places the device into the Read Status Register mode, and waits for another command. The Erase Confirm command enables the WSM for erase (simultaneously closing the address latches for that device's block (A<sub>16</sub>–A<sub>19</sub>). The CPU detects the completion of the erase operation by analyzing card-level or device-level indicators. Card-level indicators include the RDY/BSY pin and the READY-BUSY STATUS REGISTER; while device-level indicators include the specific device's Status Register. Only the Read Status Register and Erase Suspend command is valid during an active erase operation. Upon completion of the erase sequence (see section on Status Register) the device's Status Register reflects the result of the erase operation. The device remains in the Read Status Register mode until the CUI receives an alternate command.

The two-step block-erase sequence ensures that memory contents are not accidentally erased. Erase attempts while  $V_{PPL} < V_{PP} < V_{PPH}$  produce spurious results and are not recommended. Reliable block erasure only occurs when  $V_{PP} = V_{PPH}$ . In the absence of this voltage, memory contents are protected against erasure. If block erase is attempted while  $V_{PP} = V_{PPL}$ , the  $V_{PP}$  Status bit will be set to "1".

When erase completes, the Erase Status bit should be checked. If an erase error is detected, the device's Status Register should be cleared. The CUI remains in Read Status Register mode until receiving an alternate command.

## Erase Suspend (B0H)/Erase Resume (D0H)

Erase Suspend allows block erase interruption to read data from another block of the device or to temporarily conserve power for another system operation. Once the erase process starts, writing the Erase Suspend command to the CUI (see Figure 15) requests the WSM to suspend the erase sequence at a predetermined point in the erase algorithm. In the erase suspend state, the device continues to output Status Register data when read.

Polling the device's RY/BY# and Erase Suspend Status bits (Status Register) will determine when the erase suspend mode is valid. It is important to note that the card's RDY/BSY# pin will also transition to  $V_{OH}$  and will generate an interrupt if this pin is connected to a system-level interrupt. At this point, a Read Array command can be written to the device's CUI to read data from blocks **other than those which are suspended**. The only other valid commands at this time are Read Status Register (70H) and Erase Resume (D0H). If  $V_{PP}$  goes low during Erase Suspend, the  $V_{PP}$  Status bit is set in the Status Register and the erase operation is aborted.

The Erase Resume command clears the Erase Suspend state and allows the WSM to continue with the erase operation. The device's RY/BY# Status and Erase Suspend Status bits and the card's READY-BUSY Status Register are automatically updated to reflect the erase resume condition. The card's RDY/BSY# pin also returns to  $V_{OL}$ .

## Invalid/Reserved

These are unassigned commands having the same effect as the Read Array command. Do not issue any command other than the valid commands specified above. Intel reserves the right to redefine these codes for future functions.






Figure 13. Device-Level Automated Write Algorithm

NOTES:

1. Repeat for subsequent data writes.
2. In addition, the card's READY-BUSY STATUS REGISTER or the RDY/BSY# pin may be used.
3. Full device-level status check can be done after each data write or after a sequence of data writes.
4. Write FFH (or FFFFH) after the last data write operation to reset the device(s) to Read Array Mode.
5. If a data write operation fails due to a low V<sub>PP</sub> (setting SR Bit 3), the Clear Status Register command MUST be issued before further attempts are allowed by the Write State Machine.
6. If a data write operation fails during a multiple write sequence, SR Bit 4 (Write Status) will not be cleared until the Command User Interface receives the Clear Status Register command.






Figure 14. Device-Level Automated Erase Algorithm

**NOTES:**

1. Repeat for subsequent data writes.
2. In addition, the card's READY-BUSY STATUS REGISTER or the RDY/BSY# pin may be used.
3. Full device-level status check can be done after each block erase or after a sequence of block erases.
4. Write FFH (or FFFFH) after the last block erase operation to reset the device(s) to Ready Array Mode.
5. If a block erase operation fails due to a low V<sub>pp</sub> (setting SR Bit 3), the Clear Status Register command MUST be issued before further attempts are allowed by the Write State Machine.
6. If a block erase operation fails during a multiple block erase sequence, SR Bit 4 (Write Status) will not be cleared until the Command User Interface receives the Clear Status Register command.




Figure 15. Erase Suspend/Resume Algorithm. Allows Reads to Interrupt Erases.

## POWER CONSUMPTION

### STANDBY MODE

In most applications, software will only be accessing one device pair at a time. The Series 2 Card is defined to be in the standby mode when one device pair is in the Read Array Mode while the remaining devices are in the Deep-Sleep Mode. The Series 2 Card's CE<sub>1</sub># and CE<sub>2</sub># input signals must also be at V<sub>IH</sub>. In standby mode, much of the card's circuitry is shut off, substantially reducing power consumption. Typical power consumption for a 20 Megabyte Series 2 card in standby mode is 65  $\mu$ A.

### SLEEP MODE

Writing a "1" to the PWRDWN bit of the GLOBAL POWERDOWN REGISTER places all FlashFile Memory devices into a Deep-Sleep mode. This disables most of the 28F008SA's circuitry and reduces current consumption to 0.2  $\mu$ A per device. Additionally, when the host system pulls ASIC control logic high and latches all address and data lines (i.e., not toggling), the card's total current draw is reduced to approximately 5  $\mu$ A (CMOS input levels) for a 20 Megabyte card. On writing a "0" to the PWRDWN bit (Global PowerDown Register) or any individual device pair (Sleep Control Register), a Deep-Sleep mode recovery period must be allowed for 28F008SA device circuitry to power back on.

## SYSTEM DESIGN CONSIDERATIONS

### POWER SUPPLY DECOUPLING

Flash memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current issues—stand-by, active and transient current peaks, produced by rising and falling edges of  $CE_1\#$  and  $CE_2\#$ . The capacitive and inductive loads on the card and internal flash memory device pairs determine the magnitudes of these peaks.

The Flash Memory Card features on-card ceramic decoupling capacitors connected between  $V_{CC}$  and GND, and between  $V_{PP1}/V_{PP2}$  and GND to help transient voltage peaks.

On the host side, the card connector should also have a 4.7  $\mu F$  electrolytic capacitor between  $V_{CC}$  and GND, as well as between  $V_{PP1}/V_{PP2}$  and GND. The bulk capacitors will overcome voltage slumps caused by printed-circuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

### POWER UP/DOWN PROTECTION

Each device in the Flash Memory Card is designed to offer protection against accidental erasure or writing, caused by spurious system-level signals that may exist during power transitions. The card will power-up into the Read Array Mode.

A system designer must guard against active writes for  $V_{CC}$  voltages above  $V_{LKO}$  when  $V_{PP}$  is active. Since both  $WE\#$  and  $CE_1\#$  (and/or  $CE_2\#$ ) must be low for a command write, driving either to  $V_{IH}$  will inhibit writes. With its Command User Interface, alteration of device contents only occurs after successful completion of the two-step command sequences.

While these precautions are sufficient for most applications, an alternative approach would allow  $V_{CC}$  to reach its steady state value before raising  $V_{PP1}/V_{PP2}$  above  $V_{CC} + 2.0V$ . In addition, upon powering-down,  $V_{PP1}/V_{PP2}$  should be below  $V_{CC} + 2.0V$ , before lowering  $V_{CC}$ .

### HOT INSERTION/REMOVAL

The capability to remove or insert PC cards while the system is powered on (i.e., hot insertion/removal) requires careful design approaches on the system and card levels. To design for this capability consider card overvoltage stress, system power droop and control line stability.

A PCMCIA/JEIDA specified socket properly sequences the power supplies to the flash memory card via shorter and longer pins. This assures that hot insertion and removal will not result in card damage or data loss.

### PCMCIA CARD INFORMATION STRUCTURE

The Card Information Structure (CIS) starts at address zero of the card's Attribute Memory Plane. It contains a variable-length chain of data blocks (tuples) that conform to a basic format as shown in Table 5. This section describes each tuple contained within the Series 2 Flash Memory Card.

### The Device Information Tuple

This tuple ( $CISTPL\_DEV = 01H$ ) contains information pertaining to the card's speed and size. The Series 2 Card is offered with a 200 nanosecond access time. Card sizes range between 2 and 20 Megabytes.

Table 5. Tuple Format

Bytes	Data
0	Tuple Code: $CISTPL\_xxx$ . The tuple code 0FFH indicates no more tuples in the list.
1	Tuple Link: $TPL\_LINK$ . Link to the next tuple in the list. This can be viewed as the number of additional bytes in tuple, excluding this byte. If the link field is zero, the tuple body is empty. If the link field contains 0FFH, this tuple is the last tuple in the list.
2 – n	Bytes specific to this tuple.

## The Device Geometry Tuple

This tuple (CISTPL\_DEVICEGEO = 1EH) is conceptually similar to a DOS disk geometry tuple (CISTPL\_GEOMETRY), except it is not a format-dependent property; this deals with the fixed architecture of the memory device(s).

Fields are defined as follows:

**DGTPL BUS**—Value =  $n$ , where system bus width =  $2^{(n-1)}$  bytes.  $N = 2$  for standard PCMCIA Release 1.0/2.0 cards.

**DGTPL EBS**—Value =  $n$ , where the memory array's physical memory segments have a minimum erase block size of  $2^{(n-1)}$  address increments of DGTPL\_BUS-wide accesses.

**DGTPL RBS**—Value =  $n$ , where the memory array's physical memory segments have a minimum read block size of  $2^{(n-1)}$  address increments of DGTPL\_BUS-wide accesses.

**DGTPL WBS**—Value =  $n$ , where the memory array's physical memory segments have a minimum write block size of  $2^{(n-1)}$  address increments of DGTPL\_BUS-wide accesses.

**DGTPL PART**—Value =  $n$ , where the memory array's physical memory segments can have partitions subdividing the arrays in minimum granularity of  $2^{(n-1)}$  number of erase blocks.

**FL DEVICE INTERLEAVE**—Value =  $n$ , where card architectures employ a multiple of  $2^{(n-1)}$  times interleaving of the entire memory arrays with the above characteristics. Non-interleaved cards have values  $n = 1$ .

## Jedec Programming Information Tuple

This tuple (CISTPL\_JEDEC = 18H) contains the Intel manufacturing identifier (89H) and the 28F008SA device ID (A2H).

## Level 1 Version/Product Information Tuple

This tuple (CISTPL\_VERI = 15H) contains Level-1-version compliance and card-manufacturer information. Fields are described as follows:

**TPLL V1 MAJOR**—Major version number = 04H.

**TPLL V1 MINOR**—Minor version number = 01H for release 2.0.

### TPLL V1 INFO—

Name of manufacturer = intel;  
Name of product = SERIES2—"Card size";  
Card type = 2;  
Speed = 150 ns or 200 ns  
Register Base = REGBASE 4000H  
Test Codes = DBBDRELP  
Legalities = COPYRIGHT intel Corporation 1991

## The Configurable Card Tuple

This tuple (CISTPL\_CONF = 1AH) describes the interface supported by the card and the locations of the Card Configuration Registers and the Card Configuration Table.

Fields are described as follows:

**TPCC SZ**—Size of fields byte = 01H.

**TPCC LAST**—Index number of the last entry in the Card Configuration Table = 00H.

**TPCC RADR**—Configuration Registers Base Address in Reg Space = 4000H.

**TPCC RMSK**—Configuration Registers Present Mask = 03H.

## The End-Of-List Tuple

The end-of-list tuple (CISTPL\_END = FFH) marks the end of a tuple chain. Upon encountering this tuple, continue tuple processing as if a long-link to address 0 of common memory space were encountered.



Tuple Address	Value	Description
00H	01H	CISTPL_DEV
02H	03H	TPL_LINK
04H	53H	DEVICE_INFO = FLASH 150 ns
	52H	DEVICE_INFO = FLASH 200 ns
		CARD SIZE
06H	06H	2M
	0EH	4M
	26H	10M
	4EH	20M
08H	FFH	END OF DEVICE
0AH	1EH	CISTPL_ DEVICEGEO
0CH	06H	TPL_LINK
0EH	02H	DGTPL_BUS
10H	11H	DGTPL_EBS
12H	01H	DGTPL_RBS
14H	01H	DGPL_WBS
16H	03H	DGTPL_PART
18H	01H	FL_DEVICE INTERLEAVE
1AH	18H	CISTPL_JEDEC
1CH	02H	TPL_LINK
1EH	89H	INTEL J-ID
20H	A2H	28F008 J-ID
22H	15H	CISTPL_VER1
24H	50H	TPL_LINK
26H	04H	TPLL1 MAJOR
28H	01H	TPLL1 MINOR
2AH	69H	TPLL1 INFO
		i
2CH	6EH	n
2EH	74H	t
30H	65H	e

Tuple Address	Value	Description
32H	6CH	I
34H	00H	END TEXT
36H	53H	S
38H	45H	E
3AH	52H	R
3CH	49H	I
3EH	45H	E
40H	53H	S
42H	32H	2
44H	2DH	—
46H	30H	2M = 0
	30H	4M = 0
	31H	10M = 1
	32H	20M = 2
48H	32H	2M = 2
	34H	4M = 4
	30H	10M = 0
	30H	20M = 0
4AH	20H	SPACE
4CH	00H	END TEXT
4EH	32H	CARD TYPE 2
50H	41H	A = 2M, 150 ns
	42H	B = 4M, 150 ns
	45H	E = 10M, 150 ns
	5AH	Z = 20M, 150 ns
	48H	H = 2M, 200 ns
	49H	I = 4M, 200 ns
	4CH	L = 10M, 200 ns
	4FH	O = 20M, 200 ns

Tuple Address	Value	Description
52H	20H	SPACE
54H	52H	REGBASE-R
56H	45H	E
58H	47H	G
5AH	42H	B
5CH	41H	A
5EH	53H	S
60H	45H	E
62H	20H	SPACE
		4000h
64H	34H	4
66H	30H	0
68H	30H	0
6AH	30H	0
6CH	68H	h
6EH	20H	SPACE
70H	44H	D
72H	42H	B
74H	42H	B
76H	44H	D
78H	52H	R
7AH	45H	E
7CH	4CH	L
7EH	50H	P
80H	00H	END TEXT
		COPYRIGHT
82H	43H	C
84H	4FH	O
86H	50H	P
88H	59H	Y
8AH	52H	R
8CH	49H	I
8EH	47H	G
90H	48H	H
92H	54H	T
94H	20H	SPACE

Tuple Address	Value	Description
96H	69H	i
98H	6EH	n
9AH	74H	t
9CH	65H	e
9EH	6CH	l
A0H	20H	SPACE
		CORPORATION
A2H	43H	C
A4H	4FH	O
A6H	52H	R
A8H	50H	P
AAH	4FH	O
ACH	52H	R
AEH	41H	A
B0H	54H	T
B2H	49H	I
B4H	4FH	O
B6H	4EH	N
B8H	20H	SPACE
BAH	31H	1
BCH	39H	9
BEH	39H	9
C0H	31H	1
C2H	00H	END TEXT
C4H	FFH	END OF LIST
C6H	1AH	CISTPL_CONF
C8H	06H	TPL_LINK
CAH	01H	TPCC_SZ
CCH	00H	TPCC_LAST
CEH	00H	TPCC_RADR
D0H	40H	TPCC_RADR
D2H	03H	TPCC_RMSK
D4H	FFH	END OF LIST
D6H	FFH	CISTPL_END
D8H	00H	INVALID ECIS ADDRESS

**OPERATING SPECIFICATIONS**
**ABSOLUTE MAXIMUM RATINGS\***

Operating Temperature	
During Read	.....0°C to +60°C(1)
During Erase/Write	.....0°C to +60°C
Storage Temperature	.....-30°C to +70°C
Voltage on Any Pin with Respect to Ground	.....-2.0V to +7.0V(2)
V <sub>PP1</sub> /V <sub>PP2</sub> Supply Voltage with Respect to Ground during Erase/Write	.....-2.0V to +14.0V(2, 3)
V <sub>CC</sub> Supply Voltage with Respect to Ground	.....-0.5V to +6.0V

**NOTES:**

1. Operating temperature is for commercial product defined by this specification.
2. Minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods less than 20 ns.
3. Maximum DC input voltage on V<sub>PP1</sub>/V<sub>PP2</sub> may overshoot to +14.0V for periods less than 20 ns.

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

**OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
T <sub>A</sub>	Operating Temperature	0	60	°C
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage (5%)	4.75	5.25	V

**COMMON DC CHARACTERISTICS, CMOS and TTL**

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
I <sub>LI</sub>	Input Leakage Current	1, 3		±1	±20	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or GND
I <sub>LO</sub>	Output Leakage Current	1		±1	±20	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or GND
V <sub>IL</sub>	Input Low Voltage	1	-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage (TTL)	1	2.4		V <sub>CC</sub> + 0.3	V	
	Input High Voltage (CMOS)		0.7 V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V	
V <sub>OL</sub>	Output Low Voltage	1	V <sub>SS</sub>		0.4	V	V <sub>CC</sub> = V <sub>CC</sub> Min I <sub>OL</sub> = 3.2 mA
V <sub>OH</sub>	Output High Voltage	1	4.0		V <sub>CC</sub>	V	V <sub>CC</sub> = V <sub>CC</sub> Min I <sub>OH</sub> = 2.0 mA
V <sub>PPL</sub>	V <sub>PP</sub> during Read Only Operations	1, 2	0.0		6.5	V	
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations	1	11.4		12.6	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage	1	2.0			V	

**NOTES:**

1. Values are the same for byte and word wide modes and for all card densities.
2. Block Erases/Data Writes are inhibited when V<sub>PP</sub> and V<sub>PPL</sub> and not guaranteed in the range between V<sub>PPH</sub> and V<sub>PPL</sub>.
3. Exceptions: With V<sub>IN</sub> = GND, the leakage on CE<sub>1</sub>#, CE<sub>2</sub>#, REG#, OE#, WE#, will be ≤ 500 μA due to internal pullup resistors and, with V<sub>IN</sub> = V<sub>CC</sub>, RST leakage will be ≤ 500 μA due to internal pulldown resistor.

DC CHARACTERISTICS, CMOS

Symbol	Parameter	Notes	Byte Wide Mode			Word Wide Mode			Unit	Test Condition
			Min	Typ	Max	Min	Typ	Max		
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1, 3		45	85		65	120	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, Control Signals = GND t <sub>CYCLE</sub> = 200 ns, I <sub>OUT</sub> = 0 mA
I <sub>CCW</sub>	V <sub>CC</sub> Write Current	1, 3		35	80		45	110	mA	Data Write in Progress
I <sub>CCE</sub>	V <sub>CC</sub> Erase Current	1, 2, 3		35	80		45	110	mA	Block (Pair) Erase in Progress
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	2 Meg	1, 4, 6	61	220		61	220	μA	V <sub>CC</sub> = V <sub>CC</sub> Max, Control Signals = V <sub>IH</sub>
		4 Meg		62	222		62	222		
		10 Meg		63	230		63	230		
		20 Meg		65	242		65	242		
I <sub>CCSL</sub>	V <sub>CC</sub> Sleep Current	2 Meg	1, 4, 5	1	22		1	22	μA	
		4 Meg		2	25		2	25		
		10 Meg		3	32		3	32		
		20 Meg		5	44		5	44		
I <sub>PPW</sub>	V <sub>PP</sub> Write Current (V <sub>PP</sub> = V <sub>PPH</sub> )	1, 3		10	30		20	60	mA	Data Write in Progress
I <sub>PPE</sub>	V <sub>PP</sub> Erase Current (V <sub>PP</sub> = V <sub>PPH</sub> )	1, 3		10	30		20	60	mA	Block (Pair) Erase in Progress
I <sub>PPSL</sub>	V <sub>PP</sub> Sleep Current	2 Meg	1, 5	0.2	10		0.2	10	μA	
		4 Meg		0.4	20		0.4	20		
		10 Meg		1	50		1	50		
		20 Meg		2	100		2	100		
I <sub>PPS1</sub>	V <sub>PP</sub> Standby or Read Current (V <sub>PP</sub> ≤ V <sub>CC</sub> )	2 Meg	1, 6	2.0	20		2.0	20	μA	
		4 Meg		2.2	30		2.2	30		
		10 Meg		2.8	60		2.8	60		
		20 Meg		3.8	110		3.8	110		
I <sub>PPS2</sub>	V <sub>PP</sub> Standby or Read Current (V <sub>PP</sub> = V <sub>CC</sub> )	2 Meg	1, 6	180	400		180	400	μA	
		4 Meg		180	410		180	410		
		10 Meg		181	440		181	440		
		20 Meg		182	490		182	490		

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 5.0V, V<sub>PP</sub> = 12.0V, T = 25°C.
2. The Data Sheet specification for the 28F008SA in Erase Suspend (I<sub>CCES</sub>) is 5 mA typical and 10 mA max with the device deselected. If the device(s) are read while in Erase Suspend Mode, current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub>.
3. Standby or Sleep currents are not included for non-accessed devices.
4. Address and data inputs to card static. Control line voltages equal to V<sub>IH</sub> or V<sub>IL</sub>.
5. All 28F008SA devices in Deep-Sleep (Reset-PowerDown) mode.
6. In Byte and Word Mode, all but two devices in Deep-Sleep.



**DC CHARACTERISTICS, TTL**

Symbol	Parameter	Notes	Byte Wide Mode			Word Wide Mode			Unit	Test Condition
			Min	Typ	Max	Min	Typ	Max		
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1, 3		70	135		90	170	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, Control Signals = GND t <sub>cycle</sub> = 200 ns, I <sub>OUT</sub> = 0 mA
I <sub>CCW</sub>	V <sub>CC</sub> Write Current	1, 3		60	130		70	160	mA	Data Write in Progress
I <sub>CCE</sub>	V <sub>CC</sub> Erase Current	1, 2, 3		60	130		70	160	mA	Block (Pair) Erase in Progress
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	2 Meg	1, 4, 6	20	100		20	100	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, Control Signals = V <sub>IH</sub>
		4 Meg								
		10 Meg								
		20 Meg								
I <sub>CCSL</sub>	V <sub>CC</sub> Sleep Current	2 Meg	1, 4, 5	20	100		20	100	mA	
		4 Meg								
		10 Meg								
		20 Meg								
I <sub>PPW</sub>	V <sub>PP</sub> Write Current (V <sub>PP</sub> = V <sub>PPH</sub> )	1, 3		10	30		20	60	mA	Data Write in Progress
I <sub>PPE</sub>	V <sub>PP</sub> Erase Current (V <sub>PP</sub> = V <sub>PPH</sub> )	1, 3		10	30		20	60	mA	Block (Pair) Erase in Progress
I <sub>PPSL</sub>	V <sub>PP</sub> Sleep Current	2 Meg	1, 5	0.2	10		0.2	10	μA	
		4 Meg		0.4	20		0.4	20		
		10 Meg		1.0	50		1.0	50		
		20 Meg		2.0	100		2.0	100		
I <sub>PPS1</sub>	V <sub>PP</sub> Standby or Read Current (V <sub>PP</sub> ≤ V <sub>CC</sub> )	2 Meg	1, 6	2.0	20		2.0	20	μA	
		4 Meg		2.2	30		2.2	30		
		10 Meg		2.8	60		2.8	60		
		20 Meg		3.8	110		3.8	110		
I <sub>PPS2</sub>	V <sub>PP</sub> Standby or Read Current (V <sub>PP</sub> = V <sub>CC</sub> )	2 Meg	1, 6	180	400		180	400	μA	
		4 Meg		180	410		180	410		
		10 Meg		181	440		181	440		
		20 Meg		182	490		182	490		

**NOTES:**

1. All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 5.0V, V<sub>PP</sub> = 12.0V, T = 25°C.
2. The Data Sheet specification for the 28F008SA in Erase Suspend (I<sub>CCES</sub>) is 5 mA typical and 10 mA max with the device deselected. If the device(s) are read while in Erase Suspend Mode, current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub>.
3. Standby or Sleep currents are not included for non-accessed devices.
4. Address and data inputs to card static. Control line voltages equal to V<sub>IH</sub> or V<sub>IL</sub>.
5. All 28F008SA devices in Deep-Sleep (Reset-PowerDown) mode.
6. In Byte and Word Mode, all but two devices in Deep-Sleep.
7. The current consumption from the 28F008SA is insignificant in relation to the ASIC's.

## AC CHARACTERISTICS


AC Timing Diagrams and characteristics are guaranteed to meet or exceed PCMCIA Release 2.0 specifications. PCMCIA allows a 300 ns access time for Attribute Memory. Note that read and write access

timings to the Series 2 Flash Memory Card's Common and Attribute Memory Planes are identical at 200 ns. Furthermore, there is no delay in switching between the Common and Attribute Memory Planes.

## COMMON AND ATTRIBUTE MEMORY, AC CHARACTERISTICS: Read-Only Operations

Symbol		Parameter	Notes	Min	Max	Unit
JEDEC	PCMCIA					
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time		200		ns
t <sub>AVQV</sub>	t <sub>a</sub> (A)	Address Access Time			200	ns
t <sub>ELQV</sub>	t <sub>a</sub> (CE)	Card Enable Access Time			200	ns
t <sub>GLQV</sub>	t <sub>a</sub> (OE)	Output Enable Access Time			100	ns
t <sub>EHQX</sub>	t <sub>dis</sub> (CE)	Output Disable Time from CE #			90	ns
t <sub>GHQZ</sub>	t <sub>dis</sub> (OE)	Output Disable Time from OE #			70	ns
t <sub>GLQX</sub>	t <sub>en</sub> (CE)	Output Enable Time from CE #		5		ns
t <sub>ELQX</sub>	t <sub>en</sub> (OE)	Output Enable Time from OE #		5		ns
t <sub>AXQX</sub>	t <sub>v</sub> (A)	Data Valid from Add Change		0		ns
t <sub>RHQV</sub>		Reset-PwrDwn Recovery to Output Delay		500		ns
	t <sub>su</sub> (V <sub>CC</sub> )	CE Setup Time on Power-Up		1		ms
		First Access after Reset		500		ns

290434-21



**NOTE:**

1. The hatched area may be either high or low.

COMMON AND ATTRIBUTE MEMORY, AC CHARACTERISTICS: Write Operations<sup>(1)</sup>

Symbol		Parameter	Notes	Min	Max	Unit
JEDEC	PCMCIA					
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time		200		ns
t <sub>WLWH</sub>	t <sub>w</sub> (WE)	Write Pulse Width		120		ns
t <sub>AVWL</sub>	t <sub>su</sub> (A)	Address Setup Time		20		ns
t <sub>AVWH</sub>	t <sub>su</sub> (A-WEH)	Address Setup Time for WE #		140		ns
t <sub>VPWH</sub>	t <sub>tps</sub>	V <sub>pp</sub> Setup to WE # Going High		100		ns
t <sub>ELWH</sub>	t <sub>su</sub> (CE-WEH)	Card Enable Setup Time for WE #		140		ns
t <sub>DVWH</sub>	t <sub>su</sub> (D-WEH)	Data Setup Time for WE #		60		ns
t <sub>WHDX</sub>	t <sub>h</sub> (D)	Data Hold Time		30		ns
t <sub>WHAX</sub>	t <sub>rec</sub> (WE)	Write Recover Time		30		ns
t <sub>WHRL</sub>		WE # High to RDY/BSY #			120	ns
t <sub>WHQV1</sub>		Duration of Data Write Operation		6		μs
t <sub>WHQV2</sub>		Duration of Block Erase Operation		0.3		sec
t <sub>QVVL</sub>		V <sub>pp</sub> Hold from Operation Complete	2			ns
t <sub>WHGL</sub>	t <sub>h</sub> (OE-WE)	Write Recovery before Read		10		ns
t <sub>RHWL</sub>		Reset-PwrDwn Recovery to WE # Going Low		1		μs

NOTES:

1. Read timing characteristics during erase and data write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only operations.
2. Refer to text on Data-Write and Block-Erase Operations.


BLOCK ERASE AND DATA WRITE PERFORMANCE

Parameter	Notes	Min	Typ <sup>(3)</sup>	Max	Unit
Block Pair Erase Time <sup>(1)</sup>	2		1.6	10	sec
Block Pair Write Time	2		0.6	2.1	sec

NOTES:

1. Individual blocks can be erased 100,000 times.
2. Excludes System-Level Overhead.
3. 25°C, 12.0 V<sub>pp</sub>.





**NOTE:**

By writing the appropriate register, or on power-up, the card control ASIC generates the RP# signal to the card's devices.

Figure 17. AC Waveform for Write Operations

COMMON AND ATTRIBUTE MEMORY, AC CHARACTERISTICS: CE #-Controlled Write Operations<sup>(1)</sup>

Symbol		Parameter	Notes	Min	Max	Unit
JEDEC	PCMCIA					
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	1	200		ns
t <sub>ELEH</sub>	t <sub>w</sub> (WE)	Chip Enable Pulse Width	1	120		ns
t <sub>AVEL</sub>	t <sub>su</sub> (A)	Address Setup Time	1	20		ns
t <sub>AVEH</sub>	t <sub>su</sub> (A-WEH)	Address Setup Time for CE #	1	140		ns
t <sub>VPEH</sub>	t <sub>vps</sub>	V <sub>pp</sub> Setup to CE # Going High	1	100		ns
t <sub>WLEH</sub>	t <sub>su</sub> (CE-WEH)	Write Enable Setup Time for CE #	1	140		ns
t <sub>DVEH</sub>	t <sub>su</sub> (D-WEH)	Data Setup Time for CE #	1	60		ns
t <sub>EHDx</sub>	t <sub>h</sub> (D)	Data Hold Time	1	30		ns
t <sub>EHAX</sub>	t <sub>rec</sub> (WE)	Write Recover Time	1	30		ns
t <sub>EHRL</sub>		CE # High to RDY/BSY #	1		120	ns
t <sub>EHQV1</sub>	Duration of Data Write	Duration of Data Write Operation	1	6		μs
t <sub>EHQV2</sub>	Duration of Erase	Duration of Block Erase Operation	1	0.3		sec
t <sub>QVVL</sub>		V <sub>pp</sub> Hold from Operation Complete	1, 2	0		ns
t <sub>EHGL</sub>	t <sub>h</sub> (OE-WE)	Write Recovery before Read	1	10		ns
t <sub>RHEL</sub>		Reset-PwrDwn Recovery to CE # Going Low		1		μs

NOTES:

1. Read timing characteristics during erase and data write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only operations.
2. Refer to text on Data-Write and Block-Erase Operations.






Figure 18. Alternate AC Waveform for Write Operations

**NOTE:**

By writing the appropriate register, or on power-up, the card control ASIC generates the RP# signal to the card's devices.

290434-23



$\triangle 1$  POLARIZATION KEY LENGTH.

$\triangle 2$  INTERCONNECT AREA TOLERANCE = ± 0.002  
SUBSTRATE AREA TOLERANCE = ± 0.004

<sup>3</sup> MILLIMETERS ARE IN PARENTHESIS ( ).

290434-24

Figure 19. Series 2 Flash Memory Card Package Dimensions






Figure 20. Card Connector Socket




Figure 21. Pin/Socket Contact Length with Wipe

Table 5. Capacitance  $T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$

Symbol	Characteristics	Commercial		Unit
		Min	Max	
$C_{IN}$	Address/Control Capacitance ( $A_0-A_8$ , $CE_1\#$ , $CE_2\#$ )		30	pF
	Address/Control Capacitance ( $A_9-A_{24}$ , all others)		20	pF
	$V_{CC}$ , $V_{PP}$		2	$\mu\text{F}$
$C_{OUT}$	Output Capacitance		20	pF

## ORDERING INFORMATION

iMC020FLSA,SBXXXXX

WHERE:

i = INTEL  
 MC = MEMORY CARD  
 020 = DENSITY IN MEGABYTES  
 (002,004,010,020 AVAILABLE)  
 FL = FLASH TECHNOLOGY  
 S = BLOCKED ARCHITECTURE  
 A = REVISION  
 SBXXXXX = CUSTOMER IDENTIFIER

## ADDITIONAL INFORMATION

28F008SA FlashFile™ Memory Data Sheet  
 iMC001FLKA 1-Mbyte Flash Memory Card  
 iMC002FLKA 2-Mbyte Flash Memory Card  
 iMC004FLKA 4-Mbyte Flash Memory Card  
 AP-361 "Implementing the Integrated Registers of the Series 2 Flash Memory Card"  
 AP-364 "28F008SA Automation and Algorithms"  
 ER-27 "The Intel 28F008SA Flash Memory"  
 ER-28 "ETOX III Flash Memory Technology"  
 AP-359 "28F008SA Hardware Interfacing"  
 AP-360 "28F008SA Software Drivers"

## ORDER NUMBER

290429  
 290399  
 290412  
 290388  
 292096  
 292099  
 294011  
 294012  
 292094  
 292095

## REVISION HISTORY

Number	Description
02	Added 150 ns TUPLE, Deleted 250 ns TUPLE Corrected Global Power Register Address to 4002H Corrected Write Protection Register Address to 4104H Corrected Ready-Busy Mode Register Address to 4140H I <sub>CC</sub> Standby Byte Wide Mode MAX/TYP Increased Added Power-On Timing Spec Added First Access after Reset Spec Changed Advanced Information to Preliminary
03	Added 2 MByte card support Changed write timing waveforms to match PCMCIA Changed PowerDown (PWD) to Reset-PowerDown (RP)



## iMC004FLKA 4-MBYTE FLASH MEMORY CARD

- Inherent Nonvolatility (Zero Retention Power)
  - No Batteries Required for Back-up
- High-Performance Read
  - 200 ns Maximum Access Time
- CMOS Low Power Consumption
  - 40 mA Typical Active Current (X8)
  - 800  $\mu$ A Typical Standby Current
- Flash Electrical Zone-Erase
  - 2 Seconds Typical per 256 Kbyte Zone
  - Multiple Zone-Erase
- Random Writes to Erased Zones
  - 10  $\mu$ s Typical Byte Write
- Write Protect Switch to Prevent Accidental Data Loss
- Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface
- ETOX™ II Flash Memory Technology
  - 5V Read, 12V Erase/Write
  - High-Volume Manufacturing Experience
- PCMCIA/JEIDA 68-Pin Standard
  - Byte- or Word-wide Selectable
- Independent Software & Hardware Vendor Support
  - Integrated System Solution Using Flash Filing Systems

Intel's iMC004FLKA Flash Memory Card is the removable solution for storing and transporting important user data and application code. The combination of rewritability and nonvolatility make the Intel Flash Memory Card ideal for data acquisition and updatable firmware applications. Designing with Intel's Flash Memory Card enables OEM system manufacturers to produce portable and dedicated function systems that are higher performance, more rugged, and consume less power.

The iMC004FLKA conforms to the PCMCIA1.0 international standard, providing standardization at the hardware and data interchange level. OEMs may opt to write the Card Information Structure (CIS) at the memory card's address 00000H with a format utility. This information provides data interchange functional capability. The 200 ns access time allows for "execute-in-place" capability, for popular low-power microprocessors. Intel's 4-MByte Flash Memory Card operates in a byte-wide and word-wide configuration providing performance/power options for different systems.

Intel's Flash Memory card employs Intel's ETOX II Flash Memories. Filing systems, such as Microsoft's\* Flash File System (FFS), facilitate data file storage and card erasure using a purely nonvolatile medium in the DOS environment. Flash filing systems, coupled with the Intel Flash Memory Card, effectively create an all-silicon nonvolatile read/write random access memory system that is more reliable and higher performance than disk-based memory systems.

6

58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527	528	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543	544	545	546	547	548	549	550	551	552	553	554	555	556	557	558	559	560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	575	576	577	578	579	580	581	582	583	584	585	586	587	588	589	590	591	592	593	594	595	596	597	598	599	600	601	602	603	604	605	606	607	608	609	610	611	612	613	614	615	616	617	618	619	620	621	622	623	624	625	626	627	628	629	630	631	632	633	634	635	636	637	638	639	640	641	642	643	644	645	646	647	648	649	650	651	652	653	654	655	656	657	658	659	660	661	662	663	664	665	666	667	668	669	670	671	672	673	674	675	676	677	678	679	680	681	682	683	684	685	686	687	688	689	690	691	692	693	694	695	696	697	698	699	700	701	702	703	704	705	706	707	708	709	710	711	712	713	714	715	716	717	718	719	720	721	722	723	724	725	726	727	728	729	730	731	732	733	734	735	736	737	738	739	740	741	742	743	744	745	746	747	748	749	750	751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767	768	769	770	771	772	773	774	775	776	777	778	779	780	781	782	783	784	785	786	787	788	789	790	791	792	793	794	795	796	797	798	799	800	801	802	803	804	805	806	807	808	809	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900	901	902	903	904	905	906	907	908	909	910	911	912	913	914	915	916	917	918	919	920	921	922	923	924	925	926	927	928	929	930	931	932	933	934	935	936	937	938	939	940	941	942	943	944	945	946	947	948	949	950	951	952	953	954	955	956	957	958	959	960	961	962	963	964	965	966	967	968	969	970	971	972	973	974	975	976	977	978	979	980	981	982	983	984	985	986	987	988	989	990	991	992	993	994	995	996	997	998	999	1000	1001	1002	1003	1004	1005	1006	1007	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	1020	1021	1022	1023	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039	1040	1041	1042	1043	1044	1045	1046	1047	1048	1049	1050	1051	1052	1053	1054	1055	1056	1057	1058	1059	1060	1061	1062	1063	1064	1065	1066	1067	1068	1069	1070	1071	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083	1084	1085	1086	1087	1088	1089	1090	1091	1092	1093	1094	1095	1096	1097	1098	1099	1100	1101	1102	1103	1104	1105	1106	1107	1108	1109	1110	1111	1112	1113	1114	1115	1116	1117	1118	1119	1120	1121	1122	1123	1124	1125	1126	1127	1128	1129	1130	1131	1132	1133	1134	1135	1136	1137	1138	1139	1140	1141	1142	1143	1144	1145	1146	1147	1148	1149	1150	1151	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167	1168	1169	1170	1171	1172	1173	1174	1175	1176	1177	1178	1179	1180	1181	1182	1183	1184	1185	1186	1187	1188	1189	1190	1191	1192	1193	1194	1195	1196	1197	1198	1199	1200	1201	1202	1203	1204	1205	1206	1207	1208	1209	1210	1211	1212	1213	1214	1215	1216	1217	1218	1219	1220	1221	1222	1223	1224	1225	1226	1227	1228	1229	1230	1231	1232	1233	1234	1235	1236	1237	1238	1239	1240	1241	1242	1243	1244	1245	1246	1247	1248	1249	1250	1251	1252	1253	1254	1255	1256	1257	1258	1259	1260	1261	1262	1263	1264	1265	1266	1267	1268	1269	1270	1271	1272	1273	1274	1275	1276	1277	1278	1279	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1292	1293	1294	1295	1296	1297	1298	1299	1300	1301	1302	1303	1304	1305	1306	1307	1308	1309	1310	1311	1312	1313	1314	1315	1316	1317	1318	1319	1320	1321	1322	1323	1324	1325	1326	1327	1328	1329	1330	1331	1332	1333	1334	1335	1336	1337	1338	1339	1340	1341	1342	1343	1344	1345	1346	1347	1348	1349	1350	1351	1352	1353	1354	1355	1356	1357	1358	1359	1360	1361	1362	1363	1364	1365	1366	1367	1368	1369	1370	1371	1372	1373	1374	1375	1376	1377	1378	1379	1380	1381	1382	1383	1384	1385	1386	1387	1388	1389	1390	1391	1392	1393	1394	1395	1396	1397	1398	1399	1400	1401	1402	1403	1404	1405	1406	1407	1408	1409	1410	1411	1412	1413	1414	1415	1416	1417	1418	1419	1420	1421	1422	1423	1424	1425	1426	1427	1428	1429	1430	1431	1432	1433	1434	1435	1436	1437	1438	1439	1440	1441	1442
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------




Figure 1. IMC004FLKA Pin Configurations



Table 1. Pin Description

Symbol	Type	Name and Function
A <sub>0</sub> -A <sub>21</sub>	I	<b>ADDRESS INPUTS</b> for memory locations. Addresses are internally latched during a write cycle.
D <sub>0</sub> -D <sub>15</sub>	I/O	<b>DATA INPUT/OUTPUT:</b> Inputs data during memory write cycles; outputs data during memory read cycles. The data pins are active high and float to tri-state OFF when the card is deselected or the outputs are disabled. Data is internally latched during a write cycle.
CE <sub>1</sub> #, CE <sub>2</sub> #	I	<b>CARD ENABLE:</b> Activates the card's high and low byte control logic, input buffers, zone decoders, and associated memory devices. CE # is active low; CE # high deselects the memory card and reduces power consumption to standby levels.
OE #	I	<b>OUTPUT ENABLE:</b> Gates the cards output through the data buffers during a read cycle. OE # is active low.
WE #	I	<b>WRITE ENABLE</b> controls writes to the control register and the array. Write enable is active low. Addresses are latched on the falling edge and data is latched on the rising edge of the WE # pulse. <b>NOTE:</b> With V <sub>PP</sub> ≤ 6.5V, memory contents cannot be altered.
V <sub>PP1</sub> , V <sub>PP2</sub>		<b>ERASE/WRITE POWER SUPPLY</b> for writing the command register, erasing the entire array, or writing bytes in the array.
V <sub>CC</sub>		<b>DEVICE POWER SUPPLY</b> (5V ± 5%).
GND		<b>GROUND</b>
CD <sub>1</sub> #, CD <sub>2</sub> #	O	<b>CARD DETECT.</b> The card is detected when CD <sub>1</sub> # and CD <sub>2</sub> # = ground.
WP	O	<b>WRITE PROTECT.</b> All write operations are disabled with WP = active high.
NC		<b>NO INTERNAL CONNECTION</b> to device. Pin may be driven or left floating.
BVD <sub>1</sub> #, BVD <sub>2</sub> #	O	<b>BATTERY VOLTAGE DETECT. NOT REQUIRED.</b>





Figure 2. iMC004FLKA Block Diagram



290388-2

Figure 2. IMC004FLKA Block Diagram

## APPLICATIONS

The iMC004FLKA Flash Memory Card allows for the storage of data files and application programs on a purely solid-state removable medium. System resident flash filing systems, such as Microsoft's Flash File System, allow Intel's ETOX II highly reliable Flash Memory Card to effectively function as a physical disk drive.

User application software stored on the flash memory card substantially reduces the slow disk-DRAM download process. Replacing the disk results in a dramatic enhancement of read performance and substantial reduction of active power consumption, size, and weight—considerations particularly important in portable PCs and equipment. The iMC004FLKA's high performance read access time and command register microprocessor write interface allows for use of the flash memory system in an "execute-in-place" architecture. This configuration eliminates the need for the redundancy associated with DRAM and Disk memory system architectures. ROM based operating systems, such as Microsoft's MS-DOS ROM Version allow for "instant-on" capability. This enables the design of PCs that boot, operate, store data files, and execute application code from/to purely nonvolatile memory.

The PCMCIA/JEIDA 68-pin interface with flash filing systems enables the end-user to transport user files and application code between portable PCs and desktop PCs with memory card Reader/Writers. Intel Flash Memory cards provide durable nonvolatile memory storage for Notebook PCs on the road, facilitating simple transfer back into the desktop environment.

For systems currently using a static RAM/battery configuration for data acquisition, the iMC004FLKA's inherent nonvolatility eliminates the need for battery backup. The concern of battery failure no longer exists, an important consideration for portable computers and medical instruments, both requiring continuous operation. The iMC004FLKA consumes no power when the system is off. In addition, the iMC004FLKA offers a considerable cost and density advantage over memory cards based on static RAM with battery backup.

The flash memory card's electrical zone-erasure, byte writability, and complete nonvolatility fit well with data accumulation and recording needs. Electrical zone-erasure gives the designer the flexibility to selectively rewrite zones of data while saving other zones for infrequently updated look-up tables.

## PRINCIPLES OF OPERATION

Intel's Flash Memory Card combines the functionality of two mainstream memory technologies: the rewritability of RAM and the nonvolatility of EPROM. The flash memory card consists of an array of individual memory devices, each of which defines a physical zone. The iMC004FLKA's memory devices erase as individual blocks, equivalent in size to the 256 Kbyte zone. Multiple zones can be erased simultaneously provided sufficient current for the appropriate number of zones (memory devices). Note, multiple zone erasure requires higher current from both the  $V_{pp}$  and  $V_{CC}$  power supplies. Erased zones can then be written in bit- or byte-at-a-time fashion and read randomly like RAM. Bit level write capability also supports disk emulation.

In the absence of high voltage on the  $V_{PP1/2}$  pins, the iMC004FLKA remains in the read-only mode. Manipulation of the external memory card-control pin yields the standard read, standby, and output disable operations.

The same read, standby, and output disable operations are available when high voltage is applied to the  $V_{PP1/2}$  pins. In addition, high voltage on  $V_{PP1/2}$  enables erasure and rewriting of the accessed zone(s). All functions associated with altering zone contents—erase, erase verify, write, and write verify—are accessed via the command register.

Commands are written to the internal memory register(s), decoded by zone size, using standard microprocessor write timings. Register contents for a given zone serve as input to that zone's internal state-machine which controls the erase and rewrite circuitry. Write cycles also internally latch addresses and data needed for write and erase operations. With the appropriate command written to the register(s), standard microprocessor read timings output zone data, or output data for erase and write verification.

### Byte-wide or Word-wide Selection

The flash memory card can be read, erased, and written in a byte-wide or word-wide mode. In the word-wide configuration  $V_{PP1}$  and/or  $CE_1\#$  control the LO-Byte while  $V_{PP2}$  and  $CE_2\#$  control the HI-Byte ( $A_0 = \text{don't care}$ ).

Read, Write, and Verify operations are byte- or word-oriented, thus zone independent. Erase Setup and Begin Erase Commands are zone dependent such that commands written to any address within a 256 Kbyte zone boundary initiate the erase operation in that zone (or two 256 Kbyte zones under word-wide operation).

Conventional x8 operation uses  $CE_1\#$  active-low, with  $CE_2\#$  high, to read or write data through the  $D_0$ – $D_7$  only. "Even bytes" are accessed when  $A_0$  is low, corresponding to the low byte of the complete x16 word. When  $A_0$  is high, the "odd byte" is accessed by transposing the high byte of the complete x16 word onto the  $D_0$ – $D_7$  outputs. This odd byte corresponds to data presented on  $D_8$ – $D_{15}$  pins in x16 mode.

Note that two zones logically adjacent in x16 mode are multiplexed through  $D_0$ – $D_7$  in x8 mode and are toggled by the  $A_0$  address. Thus, zone specific erase operations must be kept discrete in x8 mode by addressing even bytes only for one-half of the zone pair, then addressing odd bytes only for the other half.

### Card Detection

The flash memory card features two card detect pins ( $CD_{1/2}\#$ ) that allow the host system to determine if the card is properly loaded. Note that the two pins are located at opposite ends of the card. Each  $CD\#$  output should be read through a port bit. Should only one of the two bits show the card to be present, then the system should instruct the user to re-insert the card squarely into the socket. Card detection can also tell the system whether or not to redirect drives in the case of system booting.  $CD_{1/2}\#$  is active low, internally tied to ground.

### Write Protection

The flash memory card features three types of write protection. The first type features a mechanical Write Protect Switch that disables the circuitry that control Write Enable to the flash devices. When the switch is activated, the  $WE\#$  internal to the card is forced high, which disables any writes to the Command Register. The second type of write protection is based on the PCMCIA/JEIDA socket. Unique pin length assignments provide protective power supply sequencing during hot insertion and removal. The third type operates via software control through the Command Register when the card resides in its connector. The Command Register of each zone is only active when  $V_{PP1/2}$  is at high voltage. Depending upon the application, the system designer may choose to make  $V_{PP1/2}$  power supply switchable—available only when writes are desired. When  $V_{PP1/2} = V_{PPL}$ , the contents of the register default to the read command, making the iMC004FLKA a read-only memory card. In this mode, the memory contents cannot be altered.

The system designer may choose to leave  $V_{PP1/2} = V_{PPH}$ , making the high voltage supply constantly available. In this case, all Command Register functions are inhibited whenever  $V_{CC}$  is below the write lockout voltage,  $V_{LKO}$ . (See the section on Power Up/Down Protection.) The iMC004FLKA is designed to accommodate either design practice, and to encourage optimization of the processor-memory card interface.



## BUS OPERATIONS

### Read

The iMC004FLKA has two control functions, both of which must be logically active, to obtain data at the outputs. Card Enable (CE#) is the power control and should be used for high and/or low zone(s) selection. Output Enable (OE#) is the output control and should be used to gate data from the output pins, independent of accessed zone selection. In the byte-wide configuration, only one CE# is required. The word-wide configuration requires both CE#s active low.

When V<sub>PP1/2</sub> is high (V<sub>PPH</sub>), the read operations can be used to access zone data and to access data for write/erase verification. When V<sub>PP1/2</sub> is low (V<sub>DDL</sub>), only read accesses to the zone data are allowed.

### Output Disable

With Output Enable at a logic-high level (V<sub>IH</sub>), output from the card is disabled. Output pins are placed in a high-impedance state.

### Standby

With one Card Enable at a logic-high level, the standby operation disables one-half of the x16 output's read/write buffer. Further, only the zone corresponding to the selected address within the upper or lower CE<sub>1/2</sub># bank is active at a time. (NOTE: A<sub>0</sub> must be low to select the low half of the x16 word when CE<sub>2</sub># = 1 and CE<sub>1</sub># = 0.) All other zones are deselected, substantially reducing card power consumption. For deselected banks, the outputs are placed in a high-impedance state, independent of the Output Enable signal. If the iMC004FLKA is deselected during erasure, writing, or write/erase verification, the accessed zone draws active current until the operation is terminated.

### Intelligent Identifier Command

The manufacturer- and device-codes can be read via the Command Register, for instances where the iMC004FLKA is erased and rewritten in a universal

reader/writer. Following a write of 90H to a zone's Command Register, a read from address location 00000H on any zone outputs the manufacturer code (89H). A read from address 0002H outputs the memory device code (BDH).

### Write

Zone erasure and rewriting are accomplished via the Command Register, when high voltage is applied to V<sub>PP1/2</sub>. The contents of the register serve as input to that zone's internal state-machine. The state-machine outputs dictate the function of the targeted zone.

The Command Register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command.

The Command Register is written by bringing Write Enable to a logic-low level (V<sub>IL</sub>), while Card Enable(s) is/are low. Addresses are latched on the falling edge of Write Enable, while data is latched on the rising edge of the Write Enable pulse. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Write Waveforms for specific timing parameters.

## COMMAND DEFINITIONS

When low voltage is applied to the V<sub>PP</sub> pin(s), the contents of the zone Command Register(s) default to 00H, enabling read-only operations.

Placing high voltage on the V<sub>PP</sub> pin(s) enable(s) read/write operations. Zone operations are selected by writing specific data patterns into the Command Register. Tables 3 and 4 define these iMC004FLKA register commands for both byte-wide and word-wide configurations.

All commands written to the Command Register require that the Zone Address be valid or the incorrect zone will receive the command. Any Command/Data Write or Data Read requires the correct Valid Address.

Table 2. Bus Operations

	Pins	Notes	[1, 7] V <sub>PP2</sub>	[1, 7] V <sub>PP1</sub>	A0	CE #2	CE #1	OE #	WE #	D <sub>8</sub> –D <sub>15</sub>	D <sub>0</sub> –D <sub>7</sub>
READ-ONLY	Operation										
	Read (x8)	8	V <sub>PP1</sub>	V <sub>PP1</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Tri-state	Data Out-Even
	Read (x8)	9	V <sub>PP1</sub>	V <sub>PP1</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Tri-state	Data Out-Odd
	Read (x8)	10	V <sub>PP1</sub>	V <sub>PP1</sub>	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out	Tri-state
	Read (x16)	11	V <sub>PP1</sub>	V <sub>PP1</sub>	X	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out	Data Out
	Output Disable		V <sub>PP1</sub>	V <sub>PP1</sub>	X	X	X	V <sub>IH</sub>	V <sub>IH</sub>	Tri-state	Tri-state
READ/WRITE	Standby		V <sub>PP1</sub>	V <sub>PP1</sub>	X	V <sub>IH</sub>	V <sub>IH</sub>	X	X	Tri-state	Tri-state
	Read (x8)	3, 8	V <sub>PPX</sub>	V <sub>PPH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Tri-state	Data Out-Even
	Read (x8)	3, 9	V <sub>PPH</sub>	V <sub>PPX</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Tri-state	Data Out-Odd
	Read (x8)	10	V <sub>PPH</sub>	V <sub>PPX</sub>	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out	Tri-state
	Read (x16)	3, 11	V <sub>PPH</sub>	V <sub>PPH</sub>	X	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out	Data Out
	Write (x8)	5, 8	V <sub>PPX</sub>	V <sub>PPH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Tri-state	Data In-Even
	Write (x8)	9	V <sub>PPH</sub>	V <sub>PPX</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Tri-state	Data In-Odd
	Write (x8)	10	V <sub>PPH</sub>	V <sub>PPX</sub>	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data In	Tri-state
	Write (x16)	11	V <sub>PPH</sub>	V <sub>PPH</sub>	X	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data In	Data In
	Standby	4	V <sub>PPH</sub>	V <sub>PPH</sub>	X	V <sub>IH</sub>	V <sub>IH</sub>	X	X	Tri-state	Tri-state
	Output Disable		V <sub>PPH</sub>	V <sub>PPH</sub>	X	X	X	V <sub>IH</sub>	V <sub>IL</sub>	Tri-state	Tri-state

## NOTES:

1. Refer to DC Characteristics. When V<sub>PP1/2</sub> = V<sub>PP1</sub> memory contents can be read but not written or erased.
2. Manufacturer and device codes may be accessed via a command register write sequence. Refer to Table 3. All other addresses low.
3. Read operations with V<sub>PP1/2</sub> = V<sub>PPH</sub> may access array data or the Intelligent Identifier codes.
4. With V<sub>PP1/2</sub> at high voltage, the standby current equals I<sub>CC</sub> + I<sub>PP</sub> (standby).
5. Refer to Table 3 for valid Data-In during a write operation.
6. X can be V<sub>IL</sub> or V<sub>IH</sub>.
7. V<sub>PPX</sub> = V<sub>PPH</sub> or V<sub>PP1</sub>.
8. This x8 operation reads or writes the low byte of the x16 word on DQ<sub>0-7</sub>, i.e., A<sub>0</sub> low reads "even" byte in x8 mode.
9. This x8 operation reads or writes the high byte of the x16 word on DQ<sub>0-7</sub> (transposed from DQ<sub>8-15</sub>), i.e., A<sub>0</sub> high reads "odd" byte in x8 mode.
10. This x8 operation reads or writes the high byte of the x16 on DQ<sub>8-15</sub>. A<sub>0</sub> is "don't care."
11. A<sub>0</sub> is "don't care," unused in x16 mode. High and low bytes are presented simultaneously.

Table 3. Command Definitions Byte-Wide Mode

Command	Notes	Bus Cycles Req'd	First Bus Cycle			Second Bus Cycle		
			Operation(1)	Address(2)	Data(3)	Operation(1)	Address(2)	Data(3)
Read Memory		1	Write	RA	00H			
Read Intelligent ID Codes	4	3	Write	IA	90HT	Read		
Set-up Erase/Erase	5	2	Write	ZA	20H	Write	ZA	20H
Erase Verify	5	2	Write	EA	A0H	Read	EA	EVD
Set-up Write/Write	6	2	Write	WA	40H	Write	WA	WD
Write Verify	6	2	Write	WA	C0H	Read	WA	WVD
Reset	7	2	Write	ZA	FFH	Write	ZA	FFH

Table 4. Command Definitions Word-Wide Mode

Command	Notes	Bus Cycles Req'd	First Bus Cycle			Second Bus Cycle		
			Operation(1)	Address(2)	Data(3)	Operation(1)	Address(2)	Data(3)
Read Memory		1	Write	RA	0000H			
Read Intelligent ID Codes	4	3	Write	IA	9090H	Read		
Set-up Erase/Erase	5	2	Write	ZA	2020H	Write	ZA	2020H
Erase Verify	5	2	Write	EA	A0A0H	Read	EA	EVD
Set-up Write/Write	6	2	Write	WA	4040H	Write	WA	WD
Write Verify	6	2	Write	WA	C0C0H	Read	WA	WVD
Reset	7	2	Write	ZA	FFFFH	Write	ZA	FFFFH

# NOTES:

- Bus operations are defined in Table 2.
- IA = Identifier address: 00H for manufacturer code, 01H for device code.  
EA = Address of memory location to be read during erase verify.  
RA = Read Address  
WA = Address of memory location to be written.  
ZA = Address of 256 Kbyte zones involved in erase operation.  
Addresses are latched on the falling edge of the Write Enable pulse.
- ID = Data read from location IA during device identification. (Mfr = 89H, Device = BDH).  
EVD = Data read from location EA during erase verify.  
WD = Data to be written at location WA. Data is latched on the rising edge of Write Enable.  
WVD = Data read from location WA during write verify. WA is latched on the Write command.
- Following the Read intelligent ID command, two read operations access manufacturer and device codes.
- Figure 5 illustrates the Erase Algorithm.
- Figure 6 illustrates the Write Algorithm.
- The second bus cycle must be followed by the desired command register write.
- The Reset command operation on a zone basic, To reset entire Card, requires reset write cycles to each zone.

## Read Command

While  $V_{PP1/2}$  is high, for erasure and writing, zone memory contents can be accessed via the read command. The read operation is initiated by writing 00H (0000H for the word-wide configuration) into the zone Command Register(s). Microprocessor read cycles retrieve zone data. The accessed zone remains enabled for reads until the Command Register(s) contents are altered.

The default contents of each zone's register(s) upon  $V_{PP1/2}$  power-up is 00H (0000H for word-wide). This default value ensures that no spurious alteration of memory card contents occurs during the  $V_{PP1/2}$  power transition. Where the  $V_{PP1/2}$  supply is left at  $V_{PPH}$ , the memory card powers-up and remains enabled for reads until the command Register contents of targeted zones are changed. Refer to the AC Read Characteristics and Waveforms for specific timing parameters.

## Intelligent Identifier Command

Each zone of the iMC004FLKA contains an Intelligent Identifier to identify memory card device characteristics. The operation is initiated by writing 90H (9090H for word-wide) into the Command Register(s) with Zone Address. Following the command write, a read cycle from address 00000H retrieves the manufacturer code 89H (8989H for word-wide). A read cycle from address 0002H returns the device code BDH (BDBDH for word-wide). To terminate the operation, it is necessary to write another valid command into the register(s).

## Set-up Erase/Erase Commands

Set-up Erase stages the targeted zone(s) for electrical erasure of all bytes in the zone. The set-up erase operation is performed by writing 20H to the Command Register (2020H for word-wide) with Zone Address.

To commence zone-erasure, the erase command (20H or 2020H) must again be written to the register(s). The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command with zone address).

This two-step sequence of set-up followed by execution ensures that zone memory contents are not accidentally erased. Also, zone-erasure can only occur when high voltage is applied to the  $V_{PP1/2}$  pins. In the absence of this high voltage, zone memory con-

tents are protected against erasure. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

## Erase-Verify Command

The erase command erases all of the bytes of the zone in parallel. After each erase operation, all bytes in the zone must be individually verified. In byte-mode operations, zones are segregated by  $A_0$  in odd and even banks; erase and erase verify operations must be done in complete passes of even-bytes-only then odd-bytes-only. See the Erase Algorithm for byte-wide mode. The erase verify operation is initiated by writing A0H (A0A0H for word-wide) into the Command Register(s). The address for the byte(s) to be verified must be supplied as it is latched on the falling edge of the Write Enable pulse. The register write terminates the erase operation with the rising edge of its Write Enable pulse.

The enabled zone applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are erased. Similarly, reading FFFFH from the addressed word indicates that all bits in the word are erased.

The erase-verify command must be written to the Command Register prior to each byte (word) verification to latch its address. The process continues for each byte (word) in the zone(s) until a byte (word) does not return FFH (FFFFH) data, or the last address is accessed.

In the case where the data read is not FFH (FFFFH), another erase operation is performed. (Refer to Set-up Erase/Erase.) Verification then resumes from the address of the last-verified byte (word). Once all bytes (words) in the zone(s) have been verified, the erase step is complete. The accessed zone can now be written. At this point, the verify operation is terminated by writing a valid command (e.g., Write Set-up) to the Command Register. The Erase algorithms for byte-wide and word-wide configurations illustrate how commands and bus operations are combined to perform electrical erasure of the iMC001FLKA. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

## Set-up Write/Write Commands

Set-up write is a command-only operation that stages the targeted zone for byte writing. Writing 40H (4040H) into the Command Register(s) performs the set-up operation.



Once the write set-up operation is performed, the next Write Enable pulse causes a transition to an active write operation. Addresses are internally latched on the falling edge of the Write Enable pulse. Data is internally latched on the rising edge of the Write Enable pulse. The rising edge of Write Enable also begins the write operation. The write operation terminates with the next rising edge of Write Enable, which is used to write the verify command. Refer to AC Write Characteristics and Waveforms for specific timing parameters.

## Write Verify Command

The iMC004FLKA is written on a byte-by-byte or word-by-word basis. Byte or word writing may occur sequentially or at random. Following each write operation, the byte or word just written must be verified.

The write-verify operation is initiated by writing C0H (C0C0H) into the Command Register(s) with the correct address. The register write(s) terminate(s) the write operation with the rising edge of its Write Enable pulse. The write-verify operation stages the accessed zone(s) for verification of the byte or word last written. The zone(s) apply(ies) an internally-generated margin voltage to the byte or word. A microprocessor read cycle outputs the data. A successful comparison between the written byte or word and true data means that the byte or word is successfully written. The write operation then proceeds to the next desired byte or word location. The Write algorithms for byte-wide and word-wide configurations illustrate how commands are combined with bus operations to perform byte and word writes. Refer to AC Write Characteristics and Waveforms for specific timing parameters.

## Reset Command

A reset command is provided as a means to safely abort the erase- or write-command sequences. Following either set-up command (erase or write) with

two consecutive writes of FFH (FFFFH for word-wide) will safely abort the operation. Zone memory contents will not be altered. A valid command must then be written to place the accessed zone in the desired state.

## EXTENDED ERASE/WRITE CYCLING

Intel has designed extended cycling capability into its ETOX II flash memory technology enabling a flash memory card with a MTBF that is many times more reliable than rotating disk technology. Resulting improvements in cycling reliability come without increasing memory cell size or complexity. First, an advanced tunnel oxide increases the charge carrying ability ten-fold. Second, the oxide area per cell subjected to the tunneling electric field minimizes the probability of oxide defects in the region. The lower electric field greatly reduces oxide stress and the probability of failure.

## WRITE ALGORITHMS

The write algorithm(s) use write operations of 10  $\mu$ s duration. Each operation is followed by a byte or word verification to determine when the addressed byte or word has been successfully written. The algorithm(s) allows for up to 25 write operations per byte or word, although most bytes and words verify on the first or second operation. The entire sequence of writing and byte/word verification is performed with  $V_{PP}$  at high voltage.

## ERASE ALGORITHM

The Erase algorithm(s) yield(s) fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the write algorithm, to simultaneously remove charge from all bits in the accessed zone(s).

Erase begins with a read of memory zone contents. Reading FFH (FFFFH) data from the accessed zone(s) can be immediately followed by writing to the desired zone(s).

For zones being erased and rewritten, uniform and reliable erasure is ensured by first writing all bits in the accessed zone to their charged state (data = 00H byte-wide, 00000H word-wide). This is accomplished, using the write algorithm, in approximately four seconds per zone.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH byte-wide, FFFFH word-wide) begins at address 00000H and continues through the zone to the last address, or until data other than FFH (FFFFH) is encountered.

(Note: byte-wide erase operation requires separate even- and odd-address passes to handle the individual 256 Kbyte zones.) With each erase operation, an increasing number of bytes or words verify to the erased state. Erase efficiency may be improved by storing the address of the last byte or word verified in a register(s). Following the next erase operation, verification starts at the stored address location. Follow this procedure until all bytes in the zone are erased. Then, re-start the procedure for the next zone or word-wide zone pair. Erasure typically occurs in two seconds per zone.




Figure 3. Full Card Erase Flow




Figure 4. Write Algorithm for Byte-Wide Mode




Figure 5. Erase Algorithm for Byte-Wide Mode






Figure 6. Write Algorithm for Word-Wide Mode




Figure 7. Write Verify and Mask Subroutine for Word-Wide Mode




Figure 8. Erase Algorithm for Word-Wide Mode




Figure 9. Erase Verify and Mask Subroutine for Word-Wide Mode



## SYSTEM DESIGN CONSIDERATIONS

### Three-Line Control

Three-line control provides for:

- the lowest possible power dissipation and.
- complete assurance that output bus contention will not occur.

To efficiently use these three control inputs, an address-decoder output should drive  $CE_{1,2\#}$ , while the system's Read signal controls the card  $OE\#$  signal, and other parallel zones. This, coupled with the internal zone decoder, assures that only enabled memory zones have active outputs, while deselected zones maintain the low power standby condition.

### Power-Supply Decoupling

Flash memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current issues—standby, active and transient current peaks, produced by falling and rising edges of  $CE_{1/2\#}$ . The capacitive and inductive loads on the card and internal flash memory zones determine the magnitudes of these peaks.

Three-line control and proper decoupling capacitor selection will suppress transient voltage peaks. The iMC004FLKA features on-card ceramic decoupling capacitors connected between  $V_{CC}$  and  $V_{SS}$ , and between  $V_{PP1}/V_{PP2}$  and  $V_{SS}$ .

The card connector should also have a 4.7  $\mu F$  electrolytic capacitor between  $V_{CC}$  and  $V_{SS}$ , as well as between  $V_{PP1}/V_{PP2}$  and  $V_{SS}$ . The bulk capacitors will overcome voltage slumps caused by printed-circuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

### Power Up/Down Protection

The PCMCIA/JEIDA socket is specified, via unique Pin lengths, to properly sequence the power supplies to the flash memory card. This assures that hot insertion and removal will not result in card damage or data loss.

Each zone in the iMC004FLKA is designed to offer protection against accidental erasure or writing, caused by spurious system-level signals that may exist during power transitions. The card will power-up into the read state.

A system designer must guard against active writes for  $V_{CC}$  voltages above  $V_{LKO}$  when  $V_{PP}$  is active. Since both  $WE\#$  and  $CE_{1,2\#}$  must be low for a command write, driving either to  $V_{IH}$  will inhibit writes. With its control register architecture, alteration of zone contents only occurs after successful completion of the two-step command sequences.

While these precautions are sufficient for most applications, it is recommended that  $V_{CC}$  reach its steady state value before raising  $V_{PP1/2}$  above  $V_{CC} + 2.0V$ . In addition, upon powering-down,  $V_{PP1/2}$  should be below  $V_{CC} + 2.0V$ , before lowering  $V_{CC}$ .

### DC CHARACTERISTICS—Byte Wide Mode

Symbol	Parameter	Notes	Limits		Unit	Test Conditions
			Min	Typical		
$I_{IL}$	Input Leakage Current	1.4	$\pm 1.0$	$\pm 2.0$	$\mu A$	$V_{CC} = V_{CCmax}$ $V_{IN} = V_{CC} \text{ or } V_{SS}$
$I_{OL}$	Output Leakage Current	1	$\pm 1.0$	$\pm 2.0$	$\mu A$	$V_{CC} = V_{CCmax}$ $V_{OUT} = V_{CC} \text{ or } V_{SS}$
$I_{CS}$	$V_{CC}$ Standby Current	1	0.0	1.8	mA	$V_{CC} = V_{CCmax}$ CE = $V_{CC} - 0.2V$
$I_{CR}$	$V_{CC}$ Active Read Current	1.2	40	70	mA	$V_{CC} = V_{CCmax}$ CE = $V_{IH}$ $t = 8 \text{ MHz}$ $I_{OUT} = 0 \text{ mA}$
$I_{CW}$	$V_{CC}$ Write Current	1.2	8.0	15	mA	Writing in Progress
$I_{CE}$	$V_{CC}$ Erase Current	1.2	10	28	mA	Erase in Progress
$I_{CVP}$	$V_{CC}$ Write Verify Current	1.2	10	20	mA	$V_{PP} = V_{PPmax}$ Write Verify in Progress

**Absolute Maximum Ratings\***

Operating Temperature	
During Read	0°C to + 60°C(1)
During Erase/Write	0°C to + 60°C
Temperature Under Bias	– 10°C to + 70°C
Storage Temperature	– 30°C to + 70°C
Voltage on Any Pin with Respect to Ground	– 2.0V to + 7.0V(2)
V <sub>PP1</sub> /V <sub>PP2</sub> Supply Voltage with Respect to Ground	
During Erase/Write	– 2.0V to + 14.0V(2, 3)
V <sub>CC</sub> Supply Voltage with Respect to Ground	– 2.0V to + 7.0V(2)

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

**NOTES:**

1. Operating temperature is for commercial product defined by this specification.
2. Minimum DC input voltage is – 0.5V. During transitions, inputs may undershoot to – 2.0V for periods less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods less than 20 ns.
3. Maximum DC input voltage on V<sub>PP1</sub>/V<sub>PP2</sub> may overshoot to + 14.0V for periods less than 20 ns.

**OPERATING CONDITIONS**

Symbol	Parameter	Limits		Unit	Comments
		Min	Max		
T <sub>A</sub>	Operating Temperature	0	60	°C	For Read-Only and Read/Write Operations
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	4.75	5.25	V	
V <sub>PPH</sub>	Active V <sub>PP1</sub> , V <sub>PP2</sub> Supply Voltages	11.40	12.60	V	
V <sub>PPL</sub>	V <sub>PP</sub> During Read Only Operations	0.00	6.50	V	

**DC CHARACTERISTICS—Byte Wide Mode**

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>LI</sub>	Input Leakage Current	1, 4		± 1.0	± 20	μA	V <sub>CC</sub> = V <sub>CC</sub> max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current	1		± 1.0	± 20	μA	V <sub>CC</sub> = V <sub>CC</sub> max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1		0.8	1.6	mA	V <sub>CC</sub> = V <sub>CC</sub> max, CE = V <sub>CC</sub> ± 0.2V
				4	7	mA	CE# = V <sub>IH</sub> , V <sub>CC</sub> = V <sub>CC</sub> max
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1, 2		40	70	mA	V <sub>CC</sub> = V <sub>CC</sub> max CE# = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Write Current	1, 2		5.0	15	mA	Writing in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		10	20	mA	Erase in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Write Verify Current	1, 2		10	20	mA	V <sub>PP</sub> = V <sub>PPH</sub> Write Verify in Progress

**DC CHARACTERISTICS**—Byte Wide Mode (Continued)

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		10	20	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			±80	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or Standby Current	1, 3		0.7	1.6	mA	V <sub>PP</sub> > V <sub>CC</sub> V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP2</sub>	V <sub>PP</sub> Write Current	1, 3		8.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Write in Progress
I <sub>PP3</sub>	V <sub>PP</sub> Erase Current	1, 3		10	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase in Progress
I <sub>PP4</sub>	V <sub>PP</sub> Write Verify Current	1, 3		3.0	6.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Write Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Erase Verify Current	1, 3		3.0	6.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
V <sub>IL</sub>	Input Low Voltage		−0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.4		V <sub>CC</sub> ± 0.3	V	
V <sub>OL</sub>	Output Low Voltage				0.40	V	I <sub>OL</sub> = 3.2 mA V <sub>CC</sub> = V <sub>CC min</sub>
V <sub>OH1</sub>	Output High Voltage		3.8			V	I <sub>OH</sub> = −2.0 mA V <sub>CC</sub> = V <sub>CC min</sub>
V <sub>PPL</sub>	V <sub>PP</sub> During Read-Only Operations		0.00		6.5	V	Note: Erase/Write are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> During Read/Write Operations		11.40		12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

**NOTES:**

1. All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 5.0V, V<sub>PP</sub> = 12.0V, T = 25°C.
2. 1 chip active and 15 in standby for byte-wide mode.
3. Assumes 1 V<sub>PP</sub> is active.
4. Due to 100 kΩ pull up resistors, OE#, CE<sub>1</sub>#, CE<sub>2</sub>#, and WE# will exhibit ≤ 55 μA of additional I<sub>LI</sub> when V<sub>IN</sub> = V<sub>SS</sub>.

**DC CHARACTERISTICS**—Word Wide Mode

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>LI</sub>	Input Leakage Current	1, 4		±1.0	±20	μA	V <sub>CC</sub> = V <sub>CC max</sub> V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current	1		±1.0	±20	μA	V <sub>CC</sub> = V <sub>CC max</sub> V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1		0.8	1.6	mA	V <sub>CC</sub> = V <sub>CC max</sub> , CE# = V <sub>CC</sub> ± 0.2V
				4	7	mA	CE# = V <sub>IH</sub> , V <sub>CC</sub> = V <sub>CC max</sub>

## DC CHARACTERISTICS—Word Wide Mode (Continued)

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1, 2		50	100	mA	V <sub>CC</sub> = V <sub>CC</sub> max CE# = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Write Current	1, 2		5.0	25	mA	Writing in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		15	30	mA	Erase in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Write Verify Current	1, 2		15	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Write Verify in Progress
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		15	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			± 160	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or Standby Current	1, 3		1.5	3.0	mA	V <sub>PP</sub> > V <sub>CC</sub>
					± .16		V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP2</sub>	V <sub>PP</sub> Write Current	1, 3		17	63	mA	V <sub>PP</sub> = V <sub>PPH</sub> Write in Progress
I <sub>PP3</sub>	V <sub>PP</sub> Erase Current	1, 3		20	60	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase in Progress
I <sub>PP4</sub>	V <sub>PP</sub> Write Verify Current	1, 3		5.0	12	mA	V <sub>PP</sub> = V <sub>PPH</sub> Write Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Erase Verify Current	1, 3		5.0	12	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
V <sub>IL</sub>	Input Low Voltage		-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.4		V <sub>CC</sub> ± 0.3	V	
V <sub>OL</sub>	Output Low Voltage				0.40	V	I <sub>OL</sub> = 3.2 mA V <sub>CC</sub> = V <sub>CC</sub> min
V <sub>OH1</sub>	Output High Voltage		3.8			V	I <sub>OH</sub> = -2.0 mA V <sub>CC</sub> = V <sub>CC</sub> min
V <sub>PPL</sub>	V <sub>PP</sub> During Read-Only Operations		0.00		6.5	V	Note: Erase/Write are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> During Read/Write Operations		11.40		12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

## NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 5.0V, V<sub>PP</sub> = 12.0V, T = 25°C.
2. 2 chips active and 14 in standby for word-wide mode.
3. Assumes 2 V<sub>PPS</sub> are active.
4. Due to 100 kΩ pull up resistors, OE#, CE<sub>1</sub>#, CE<sub>2</sub>#, and WE# will exhibit ≤ 55 μA of additional I<sub>LI</sub> when V<sub>IN</sub> = V<sub>SS</sub>.



**CAPACITANCE** T = 25°C, f = 1.0 MHz

Symbol	Parameter	Notes	Limits		Unit	Conditions
			Min	Max		
C <sub>IN1</sub>	Address Capacitance			40	pF	V <sub>IN</sub> = 0V
C <sub>IN2</sub>	Control Capacitance			40	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	Output Capacitance			40	pF	V <sub>OUT</sub> = 0V
C <sub>I/O</sub>	I/O Capacitance			40	pF	V <sub>I/O</sub> = 0V

**AC TEST CONDITIONS**

Input Rise and Fall Times (10% to 90%) ..... 10 ns

Input Pulse Levels ..... V<sub>OL</sub> and V<sub>OH1</sub>

Input Timing Reference Level ..... V<sub>IL</sub> and V<sub>IH</sub>

Output Timing Reference Level ..... V<sub>IL</sub> and V<sub>IH</sub>

**AC CHARACTERISTICS—Read-Only Operations**

Symbol	Characteristic	Notes	Min	Max	Unit
t <sub>AVAV</sub> /t <sub>RC</sub>	Read Cycle Time	2	200		ns
t <sub>ELQV</sub> /t <sub>CE</sub>	Chip Enable Access Time	2		200	ns
t <sub>AVQV</sub> /t <sub>ACC</sub>	Address Access Time	2		200	ns
t <sub>GLQV</sub> /t <sub>OE</sub>	Output Enable Access Time	2		100	ns
t <sub>ELQX</sub> /t <sub>LZ</sub>	Chip Enable to Output in Low Z	2	5		ns
t <sub>EHQZ</sub>	Chip Disable to Output in High Z	2		60	ns
t <sub>GLQX</sub> /t <sub>OLZ</sub>	Output Enable to Output in Low Z	2	5		ns
t <sub>GHQZ</sub> /t <sub>DF</sub>	Output Disable to Output in High Z	2		60	ns
t <sub>OH</sub>	Output Hold from Address, CE #, or OE # Change	1, 2	5		ns
t <sub>WHGL</sub>	Write Recovery Time before Read	2	6		μs

**NOTES:**

1. Whichever occurs first.
2. Rise/Fall Time ≤ 10 ns.




Figure 10. AC Waveforms for Read Operations

# AC CHARACTERISTICS—For Write/Erase Operations

Symbol	Characteristic	Notes	Min	Max	Unit
$t_{AVAV}/t_{WC}$	Write Cycle Time	1, 2	200		ns
$t_{AVWL}/t_{AS}$	Address Set-up Time	1, 2	0		ns
$t_{WLAX}/t_{AH}$	Address Hold Time	1, 2	100		ns
$t_{DVWH}/t_{DS}$	Data Set-up Time	1, 2	80		ns
$t_{WHDX}/t_{DH}$	Data Hold Time	1, 2	30		ns
$t_{WHGL}$	Write Recovery Time before Read	1, 2	6		$\mu$ s
$t_{GHWL}$	Read Recovery Time before Write	1, 2	0		$\mu$ s
$t_{WLOZ}$	Output High-Z from Write Enable	1, 2	5		ns
$t_{WHOZ}$	Output Low-Z from Write Enable	1, 2		60	ns
$t_{ELWL}/t_{CS}$	Chip Enable Set-up Time before Write	1, 2	40		ns
$t_{WHEH}/t_{CH}$	Chip Enable Hold Time	1, 2	0		ns
$t_{WLWH}/t_{WP}$	Write Pulse Width	1, 2	100		ns
$t_{WHWL}/t_{WPH}$	Write Pulse Width High	1, 2	20		ns
$t_{WHWH1}$	Duration of Write Operation	1, 2, 3	10		$\mu$ s
$t_{WHWH2}$	Duration of Erase Operation	1, 2, 3	9.5		ms
$t_{VPEL}$	$V_{PP}$ Set-up Time to Chip Enable Low	1, 2	100		ns

## NOTES:

- Read timing parameters during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only Operations.
- Rise/Fall time  $\leq 10$  ns.
- The integrated stop timer terminates the write/erase operations, thereby eliminating the need for a maximum specification.

# ERASE/WRITE PERFORMANCE

Parameter	Notes	Min	Typ	Max	Unit
Zone Erase Time	1, 3, 4		2.0	30	sec
Zone Write Time	1, 2, 4		4.0	25	sec
MTBF	5		10(6)		Hrs

## NOTES:

- 25°C, 12.0V  $V_{PP}$ .
- Minimum byte writing time excluding system overhead is 16  $\mu$ s (10  $\mu$ s program + 6  $\mu$ s write recovery), while maximum is 400  $\mu$ s/byte (16  $\mu$ s x 25 loops allowed by algorithm). Max chip write time is specified lower than the worst case allowed by the write algorithm since most bytes write significantly faster than the worst case byte.
- Excludes 00H writing Prior to Erasure.
- One zone equals 256 Kbytes.
- MTBF — Mean Time between Failure, 50% failure point for disk drives.





Figure 11. AC Waveforms for Write Operations

Parameter	Notes	Min	Typ	Max	Unit
Zone Write Time	1.2.4		2.0	30	ns
Zone Verify Time	1.2.4		4.0	30	ns
MTBF	2		10(0)		Hrs





### Figure 12. AC Waveforms for Erase Operations

**ALTERNATIVE CE #-CONTROLLED WRITES**

Symbol	Characteristic	Notes	Min	Max	Unit
t <sub>AVAV</sub>	Write Cycle Time		200		ns
t <sub>AVEL</sub>	Address Set-up Time		0		ns
t <sub>ELAX</sub>	Address Hold Time		100		ns
t <sub>DVEH</sub>	Data Set-up Time		80		ns
t <sub>EHDX</sub>	Data Hold Time		30		ns
t <sub>EHGL</sub>	Write Recovery Time before Read		6		μs
t <sub>GHEL</sub>	Read Recovery Time before Write		0		μs
t <sub>WLEL</sub>	Write Enable Set-Up Time before Chip-Enable		0		ns
t <sub>EHWH</sub>	Write Enable Hold Time		0		ns
t <sub>ELEH</sub>	Write Pulse Width	1	100		ns
t <sub>EHEL</sub>	Write Pulse Width High		20		ns
t <sub>PEL</sub>	V <sub>PP</sub> Set-up Time to Chip Enable Low		100		ns

**NOTES:**

1. Chip Enable Controlled Writes: Write operations are driven by the valid combination of Chip Enable and Write Enable. In systems where Chip Enable defines the write pulse width (with a longer Write Enable timing waveform) all set-up, hold and inactive Write Enable times should be measured relative to the Chip Enable waveform.





Figure 15. AC Waveforms for Write Operations



## ORDERING INFORMATION



### ADDITIONAL INFORMATION

ER-20, "ETOX II Flash Memory Technology"  
 RR-60, "ETOX II Flash Memory Reliability Data Summary"  
 AP-343, "Solutions for High Density Applications using Flash Memory"  
 RR-70, "Flash Memory Card Reliability Data Summary"

### ORDER NUMBER

294005  
 293002  
 292079  
 293007

### REVISION HISTORY

Number	Description
03	Removed PRELIMINARY Removed ExCA Compliance Section Clarified need for Valid Address during Commands Corrected $V_{PP} = V_{PPH}$ in Erase Algorithm Increased $I_{CC2}-I_{CC5}$ D.C. Current Specifications for both Byte-Wide and Word-Wide modes. Revised and updated Application Section discussion Changed order number
04	Change signals with " _ " to " # " Change T/C values



- **Inherent Nonvolatility (Zero Retention Power)**
  - No Batteries Required for Back-up
- **High-Performance Read**
  - 200 ns Maximum Access Time
- **CMOS Low Power Consumption**
  - 25 mA Typical Active Current (X8)
  - 400  $\mu$ A Typical Standby Current
- **Flash Electrical Zone-Erase**
  - 2 Seconds Typical per 256 Kbyte Zone
  - Multiple Zone-Erase
- **Random Writes to Erased Zones**
  - 10  $\mu$ s Typical Byte Write

- **Write Protect Switch to Prevent Accidental Data Loss**
- **Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface**
- **ETOX™ II Flash Memory Technology**
  - 5V Read, 12V Erase/Write
  - High-Volume Manufacturing Experience
- **PCMCIA/JEIDA 68-Pin Standard**
  - Byte- or Word-wide Selectable
- **Independent Software & Hardware Vendor Support**
  - Integrated System Solution Using Flash Filing Systems

The iMC002FLKA conforms to the PCMCIA 1.0 international standard, providing standardization at the hardware and data interchange level. OEMs may opt to write the Card Information Structure (CIS) at the memory card's address 00000H with a format utility. This information provides data interchange functional capability. The 200 ns access time allows for "execute-in-place" capability, for popular low-power microprocessors. Intel's 2-MByte Flash Memory Card operates in a byte-wide and word-wide configuration providing performance/power options for different systems.

Intel's Flash Memory card employs Intel's ETOX II Flash Memories. Filing systems, such as Microsoft's\* Flash File System (FFS), facilitate data file storage and card erasure using a purely nonvolatile medium in the DOS environment. Flash filing systems, coupled with the Intel Flash Memory Card, effectively create an all-silicon nonvolatile read/write random access memory system that is more reliable and higher performance than disk-based memory systems.

17	Vcc	17	Vcc	17	Vcc
18	NC	18	NC	18	NC
19	WE*	19	WE*	19	WE*
20	Q1	20	Q1	20	Q1
21	Q2	21	Q2	21	Q2
22	Q3	22	Q3	22	Q3
23	Q4	23	Q4	23	Q4
24	Q5	24	Q5	24	Q5
25	Q6	25	Q6	25	Q6
26	Q7	26	Q7	26	Q7
27	Q8	27	Q8	27	Q8
28	Q9	28	Q9	28	Q9
29	Q10	29	Q10	29	Q10
30	Q11	30	Q11	30	Q11
31	Q12	31	Q12	31	Q12
32	Q13	32	Q13	32	Q13
33	Q14	33	Q14	33	Q14
34	Q15	34	Q15	34	Q15
35	Q16	35	Q16	35	Q16
36	Q17	36	Q17	36	Q17
37	Q18	37	Q18	37	Q18
38	Q19	38	Q19	38	Q19
39	Q20	39	Q20	39	Q20
40	Q21	40	Q21	40	Q21
41	Q22	41	Q22	41	Q22
42	Q23	42	Q23	42	Q23
43	Q24	43	Q24	43	Q24
44	Q25	44	Q25	44	Q25
45	Q26	45	Q26	45	Q26
46	Q27	46	Q27	46	Q27
47	Q28	47	Q28	47	Q28
48	Q29	48	Q29	48	Q29
49	Q30	49	Q30	49	Q30
50	Q31	50	Q31	50	Q31
51	Q32	51	Q32	51	Q32
52	Q33	52	Q33	52	Q33
53	Q34	53	Q34	53	Q34
54	Q35	54	Q35	54	Q35
55	Q36	55	Q36	55	Q36
56	Q37	56	Q37	56	Q37
57	Q38	57	Q38	57	Q38
58	Q39	58	Q39	58	Q39
59	Q40	59	Q40	59	Q40
60	Q41	60	Q41	60	Q41
61	Q42	61	Q42	61	Q42
62	Q43	62	Q43	62	Q43
63	Q44	63	Q44	63	Q44
64	Q45	64	Q45	64	Q45
65	Q46	65	Q46	65	Q46
66	Q47	66	Q47	66	Q47
67	Q48	67	Q48	67	Q48
68	Q49	68	Q49	68	Q49
69	Q50	69	Q50	69	Q50
70	Q51	70	Q51	70	Q51
71	Q52	71	Q52	71	Q52
72	Q53	72	Q53	72	Q53
73	Q54	73	Q54	73	Q54
74	Q55	74	Q55	74	Q55
75	Q56	75	Q56	75	Q56
76	Q57	76	Q57	76	Q57
77	Q58	77	Q58	77	Q58
78	Q59	78	Q59	78	Q59
79	Q60	79	Q60	79	Q60
80	Q61	80	Q61	80	Q61
81	Q62	81	Q62	81	Q62
82	Q63	82	Q63	82	Q63
83	Q64	83	Q64	83	Q64
84	Q65	84	Q65	84	Q65
85	Q66	85	Q66	85	Q66
86	Q67	86	Q67	86	Q67
87	Q68	87	Q68	87	Q68
88	Q69	88	Q69	88	Q69
89	Q70	89	Q70	89	Q70
90	Q71	90	Q71	90	Q71
91	Q72	91	Q72	91	Q72
92	Q73	92	Q73	92	Q73
93	Q74	93	Q74	93	Q74
94	Q75	94	Q75	94	Q75
95	Q76	95	Q76	95	Q76
96	Q77	96	Q77	96	Q77
97	Q78	97	Q78	97	Q78
98	Q79	98	Q79	98	Q79
99	Q80	99	Q80	99	Q80
100	Q81	100	Q81	100	Q81
101	Q82	101	Q82	101	Q82
102	Q83	102	Q83	102	Q83
103	Q84	103	Q84	103	Q84
104	Q85	104	Q85	104	Q85
105	Q86	105	Q86	105	Q86
106	Q87	106	Q87	106	Q87
107	Q88	107	Q88	107	Q88
108	Q89	108	Q89	108	Q89
109	Q90	109	Q90	109	Q90
110	Q91	110	Q91	110	Q91
111	Q92	111	Q92	111	Q92
112	Q93	112	Q93	112	Q93
113	Q94	113	Q94	113	Q94
114	Q95	114	Q95	114	Q95
115	Q96	115	Q96	115	Q96
116	Q97	116	Q97	116	Q97
117	Q98	117	Q98	117	Q98
118	Q99	118	Q99	118	Q99
119	Q100	119	Q100	119	Q100
120	Q101	120	Q101	120	Q101
121	Q102	121	Q102	121	Q102
122	Q103	122	Q103	122	Q103
123	Q104	123	Q104	123	Q104
124	Q105	124	Q105	124	Q105
125	Q106	125	Q106	125	Q106
126	Q107	126	Q107	126	Q107
127	Q108	127	Q108	127	Q108
128	Q109	128	Q109	128	Q109
129	Q110	129	Q110	129	Q110
130	Q111	130	Q111	130	Q111
131	Q112	131	Q112	131	Q112
132	Q113	132	Q113	132	Q113
133	Q114	133	Q114	133	Q114
134	Q115	134	Q115	134	Q115
135	Q116	135	Q116	135	Q116
136	Q117	136	Q117	136	Q117
137	Q118	137	Q118	137	Q118
138	Q119	138	Q119	138	Q119
139	Q120	139	Q120	139	Q120
140	Q121	140	Q121	140	Q121
141	Q122	141	Q122	141	Q122
142	Q123	142	Q123	142	Q123
143	Q124	143	Q124	143	Q124
144	Q125	144	Q125	144	Q125
145	Q126	145	Q126	145	Q126
146	Q127	146	Q127	146	Q127
147	Q128	147	Q128	147	Q128
148	Q129	148	Q129	148	Q129
149	Q130	149	Q130	149	Q130
150	Q131	150	Q131	150	Q131
151	Q132	151	Q132	151	Q132
152	Q133	152	Q133	152	Q133
153	Q134	153	Q134	153	Q134
154	Q135	154	Q135	154	Q135
155	Q136	155	Q136	155	Q136
156	Q137	156	Q137	156	Q137
157	Q138	157	Q138	157	Q138
158	Q139	158	Q139	158	Q139
159	Q140	159	Q140	159	Q140
160	Q141	160	Q141	160	Q141
161	Q142	161	Q142	161	Q142
162	Q143	162	Q143	162	Q143
163	Q144	163	Q144	163	Q144
164	Q145	164	Q145	164	Q145
165	Q146	165	Q146	165	Q146
166	Q147	166	Q147	166	Q147
167	Q148	167	Q148	167	Q148
168	Q149	168	Q149	168	Q149
169	Q150	169	Q150	169	Q150
170	Q151	170	Q151	170	Q151
171	Q152	171	Q152	171	Q152
172	Q153	172	Q153	172	Q153
173	Q154	173	Q154	173	Q154
174	Q155	174	Q155	174	Q155
175	Q156	175	Q156	175	Q156
176	Q157	176	Q157	176	Q157
177	Q158	177	Q158	177	Q158
178	Q159	178	Q159	178	Q159
179	Q160	179	Q160	179	Q160
180	Q161	180	Q161	180	Q161
181	Q162	181	Q162	181	Q162
182	Q163	182	Q163	182	Q163
183	Q164	183	Q164	183	Q164
184	Q165	184	Q165	184	Q165
185	Q166	185	Q166	185	Q166
186	Q167	186	Q167	186	Q167
187	Q168	187	Q168	187	Q168
188	Q169	188	Q169	188	Q169
189	Q170	189	Q170	189	Q170
190	Q171	190	Q171	190	Q171
191	Q172	191	Q172	191	Q172
192	Q173	192	Q173	192	Q173
193	Q174	193	Q174	193	Q174
194	Q175	194	Q175	194	Q175
195	Q176	195	Q176	195	Q176
196	Q177	196	Q177	196	Q177
197	Q178	197	Q178	197	Q178
198	Q179	198	Q179	198	Q179
199	Q180	199	Q180	199	Q180
200	Q181	200	Q181	200	Q181
201	Q182	201	Q182	201	Q182
202	Q183	202	Q183	202	Q183
203	Q184	203	Q184	203	Q184
204	Q185	204	Q185	204	Q185
205	Q186	205	Q186	205	Q186
206	Q187	206	Q187	206	Q187
207	Q188	207	Q188	207	Q188
208	Q189	208	Q189	208	Q189
209	Q190	209	Q190	209	Q190
210	Q191	210	Q191	210	Q191
211	Q192	211	Q192	211	Q192
212	Q193	212	Q193	212	Q193
213	Q194	213	Q194	213	Q194
214	Q195	214	Q195	214	Q195
215	Q196	215	Q196	215	Q196
216	Q197	216	Q197	216	Q197
217	Q198	217	Q198	217	Q198
218	Q199	218	Q199	218	Q199
219	Q200	219	Q200	219	Q200
220	Q201	220	Q201	220	Q201
221	Q202	221	Q202	221	Q202
222	Q203	222	Q203	222	Q203
223	Q204	223	Q204	223	Q204
224	Q205	224	Q205	224	Q205
225	Q206	225	Q206	225	Q206
226	Q207	226	Q207	226	Q207
227	Q208	227	Q208	227	Q208
228	Q209	228	Q209	228	Q209
229	Q210	229	Q210	229	Q210
230	Q211	230	Q211	230	Q211
231	Q212	231	Q212	231	Q212
232	Q213	232	Q213	232	Q213
233	Q214	233	Q214	233	Q214
234	Q215	234	Q215	234	Q215
235	Q216	235	Q216	235	Q216
236	Q217	236	Q217	236	Q217
237	Q218	237	Q218	237	Q218
238	Q219	238	Q219	238	Q219
239	Q220	239	Q220	239	Q220
240	Q221	240	Q221	240	Q221
241	Q222	241	Q222	241	Q222
242	Q223	242	Q223	242	Q223
243	Q224	243	Q224	243	Q224
244	Q225	244	Q225	244	Q225
245	Q226	245	Q226	245	Q226
246	Q227	246	Q227	246	Q227
247	Q228	247	Q228	247	Q228
248	Q229	248	Q229	248	Q229
249	Q230	249	Q230	249	Q230
250	Q231	250	Q231	250	Q231
251	Q232	251	Q232	251	Q232
252	Q233	252	Q233	252	Q233

\*Microsoft is a trademark of Microsoft Corp.




Figure 1. IMC002FLKA Pin Configurations

Table 1. Pin Description

Symbol	Type	Name and Function
A <sub>0</sub> –A <sub>20</sub>	I	<b>ADDRESS INPUTS</b> for memory locations. Addresses are internally latched during a write cycle.
D <sub>0</sub> –D <sub>15</sub>	I/O	<b>DATA INPUT/OUTPUT:</b> Inputs data during memory write cycles; outputs data during memory read cycles. The data pins are active high and float to tri-state OFF when the card is deselected or the outputs are disabled. Data is internally latched during a write cycle.
CE <sub>1</sub> #, CE <sub>2</sub> #	I	<b>CARD ENABLE:</b> Activates the card's high and low byte control logic, input buffers, zone decoders, and associated memory devices. CE # is active low; CE # high deselects the memory card and reduces power consumption to standby levels.
OE #	I	<b>OUTPUT ENABLE:</b> Gates the cards output through the data buffers during a read cycle. OE # is active low.
WE #	I	<b>WRITE ENABLE</b> controls writes to the control register and the array. Write enable is active low. Addresses are latched on the falling edge and data is latched on the rising edge of the WE # pulse. <b>NOTE:</b> With V <sub>PP</sub> ≤ 6.5V, memory contents cannot be altered.
V <sub>PP1</sub> , V <sub>PP2</sub>		<b>ERASE/WRITE POWER SUPPLY</b> for writing the command register, erasing the entire array, or writing bytes in the array.
V <sub>CC</sub>		<b>DEVICE POWER SUPPLY</b> (5V ± 5%).
GND		<b>GROUND</b>
CD <sub>1</sub> #, CD <sub>2</sub> #	O	<b>CARD DETECT.</b> The card is detected at CD <sub>1/2</sub> # = ground.
WP	O	<b>WRITE PROTECT.</b> All write operations are disabled with WP = active high.
NC		<b>NO INTERNAL CONNECTION</b> to device. Pin may be driven or left floating.
BVD <sub>1</sub> #, BVD <sub>2</sub> #	O	<b>BATTERY VOLTAGE DETECT. NOT REQUIRED.</b>




Figure 2. iMC002FLKA Block Diagram



## APPLICATIONS

The iMC002FLKA Flash Memory Card allows for the storage of data and application programs on a purely solid-state removable medium. System resident flash filing systems, such as Microsoft's Flash File System, allow Intel's ETOX II highly reliable Flash Memory Card to effectively function as a physical disk drive.

User application software stored on the flash memory card substantially reduces the slow disk-DRAM download process. Replacing the disk results in a dramatic enhancement of read performance and substantial reduction of active power consumption, size, and weight—considerations particularly important in portables and dedicated systems. The iMC002FLKA's high performance read access time and command register microprocessor write interface allows for use of the flash memory system in an "execute-in-place" architecture. This configuration eliminates the need for the redundancy associated with DRAM and Disk memory system architectures. ROM based operating systems, such as Microsoft's MS-DOS ROM Version allow for "instant-on" capability. This enables the design of systems that boot, operate, store data files, and execute application code from/to purely nonvolatile memory.

The PCMCIA/JEIDA 68-pin interface with flash filing systems enables the end-user to transport data and application code between portables and host systems. Intel Flash Memory Cards provide durable nonvolatile memory storage protecting valuable user code and data.

For systems currently using a static RAM/battery configuration for data acquisition, the iMC002FLKA's inherent nonvolatility eliminates the need for battery backup. The concern of battery failure no longer exists, an important consideration for portable computers and medical instruments, both requiring continu-

ous operation. The iMC002FLKA consumes no power when the system is off. In addition, the iMC002FLKA offers a considerable cost and density advantage over memory cards based on static RAM with battery backup.

The flash memory card's electrical zone-erasure, byte writability, and complete nonvolatility fit well with data accumulation and recording needs. Electrical zone-erasure gives the designer the flexibility to selectively rewrite zones of data while saving other zones for infrequently updated look-up tables, for example.

## PRINCIPLES OF OPERATION

Intel's Flash Memory Card combines the functionality of two mainstream memory technologies: the writability of RAM and the nonvolatility of EPROM. The flash memory card consists of an array of individual memory devices, each of which defines a physical zone. The iMC002FLKA's memory devices erase as individual blocks, equivalent in size to the 256 Kbyte zone. Multiple zones can be erased simultaneously provided sufficient current for the appropriate number of zones (memory devices). Note, multiple zone erasure requires higher current from both the  $V_{PP}$  and  $V_{CC}$  power supplies. Erased zones can then be written in bit- or byte-at-a-time fashion and read randomly like RAM. Bit level write capability also supports disk emulation.

In the absence of high voltage on the  $V_{PP1/2}$  pins, the iMC002FLKA remains in the read-only mode. Manipulation of the external memory card-control pin yields the standard read, standby, and output disable operations.

The same read, standby, and output disable operations are available when high voltage is applied to the  $V_{PP1/2}$  pins. In addition, high voltage on  $V_{PP1/2}$

enables erasure and rewriting of the accessed zone(s). All functions associated with altering zone contents—erase, erase verify, write, and write verify—are accessed via the command register.

Commands are written to the internal memory register(s), decoded by zone size, using standard microprocessor write timings. Register contents for a given zone serve as input to that zone's internal state-machine which controls the erase and rewrite circuitry. Write cycles also internally latch addresses and data needed for write and erase operations. With the appropriate command written to the register(s), standard microprocessor read timings output zone data, or output data for erase and write verification.

### Byte-wide or Word-wide Selection

The flash memory card can be read, erased, and written in a byte-wide or word-wide mode. In the word-wide configuration  $V_{PP1}$  and/or  $CE_1\#$  control the LO-Byte while  $V_{PP2}$  and  $CE_2\#$  control the HI-Byte ( $A_0$  = don't care).

Read, Write, and Verify operations are byte- or word-oriented, thus zone independent. Erase Setup and Begin Erase Commands are zone dependent such that commands written to any address within a 256 Kbyte zone boundary initiate the erase operation in that zone (or two 256 Kbyte zones under word-wide operation).

Conventional x8 operation uses  $CE_1\#$  active-low, with  $CE_2\#$  high, to read or write data through the  $D_0$ – $D_7$  only. "Even bytes" are accessed when  $A_0$  is low, corresponding to the low byte of the complete x16 word. When  $A_0$  is high, the "odd byte" is accessed by transposing the high byte of the complete x16 word onto the  $D_0$ – $D_7$  outputs. This odd byte corresponds to data presented on  $D_8$ – $D_{15}$  pins in x16 mode.

Note that two zones logically adjacent in x16 mode are multiplexed through  $D_0$ – $D_7$  in x8 mode and are toggled by the  $A_0$  address. Thus, zone specific erase operations must be kept discrete in x8 mode by addressing even bytes only for one-half of the zone pair, then addressing odd bytes only for the other half.

### Card Detection

The flash memory card features two card detect pins ( $CD_{1/2}\#$ ) that allow the host system to determine if the card is properly loaded. Note that the two pins are located at opposite ends of the card. Each  $CD\#$  output should be read through a port bit. Should only one of the two bits show the card to be present, then the system should instruct the user to re-insert the card squarely into the socket. Card detection can also tell the system whether or not to redirect drives in the case of system booting.  $CD_{1/2}\#$  is active low, internally tied to ground.

### Write Protection

The flash memory card features three types of write protection. The first type features a mechanical Write Protect Switch that disables the circuitry that control Write Enable to the flash devices. When the switch is activated, the  $WE\#$  internal to the card is forced high, which disables any writes to the Command Register. The second type of write protection is based on the PCMCIA/JEIDA socket. Unique pin length assignments provide protective power supply sequencing during hot insertion and removal. The third type operates via software control through the Command Register when the card resides in its connector. The Command Register of each zone is only active when  $V_{PP1/2}$  is at high voltage. Depending upon the application, the system designer may choose to make  $V_{PP1/2}$  power supply switchable—available only when writes are desired. When  $V_{PP1/2} = V_{PPL}$ , the contents of the register default to the read command, making the iMC002FLKA a read-only memory card. In this mode, the memory contents cannot be altered.

The system designer may choose to leave  $V_{PP1/2} = V_{PPH}$ , making the high voltage supply constantly available. In this case, all Command Register functions are inhibited whenever  $V_{CC}$  is below the write lockout voltage,  $V_{LKO}$ . (See the section on Power Up/Down Protection.) The iMC002FLKA is designed to accommodate either design practice, and to encourage optimization of the processor-memory card interface.

## BUS OPERATIONS

### Read

The iMC002FLKA has two control functions, both of which must be logically active, to obtain data at the outputs. Card Enable (CE#) is the power control and should be used for high and/or low zone(s) selection. Output Enable (OE#) is the output control and should be used to gate data from the output pins, independent of accessed zone selection. In the byte-wide configuration, only one CE# is required. The word-wide configuration requires both CE#'s active low.

When  $V_{PP1/2}$  is high ( $V_{PPH}$ ), the read operations can be used to access zone data and to access data for write/erase verification. When  $V_{PP1/2}$  is low ( $V_{PPL}$ ), only read accesses to the zone data are allowed.

### Output Disable

With Output Enable at a logic-high level ( $V_{IH}$ ), output from the card is disabled. Output pins are placed in a high-impedance state.

### Standby

With one Card Enable at a logic-high level, the standby operation disables one-half of the x16 output's read/write buffer. Further, only the zone corresponding to the selected address within the upper or lower CE<sub>1/2</sub># bank is active at a time. (NOTE: A<sub>0</sub> must be low to select the low half of the x16 word when CE<sub>2</sub># = 1 and CE<sub>1</sub># = 0.) All other zones are deselected, substantially reducing card power consumption. For deselected banks, the outputs are placed in a high-impedance state, independent of the Output Enable signal. If the iMC002FLKA is deselected during erasure, writing, or write/erase verification, the accessed zone draws active current until the operation is terminated.

## Intelligent Identifier Command

The manufacturer- and device-codes can be read via the Command Register, for instances where the iMC002FLKA is erased and rewritten in a universal reader/writer. Following a write of 90H to a zone's Command Register, a read from address location 00000H on any zone outputs the manufacturer code (89H). A read from address 0002H outputs the memory device code (BDH).

### Write

Zone erasure and rewriting are accomplished via the Command Register, when high voltage is applied to  $V_{PP1/2}$ . The contents of the register serve as input to that zone's internal state-machine. The state-machine outputs dictate the function of the targeted zone.

The Command Register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command.

The Command Register is written by bringing Write Enable to a logic-low level ( $V_{IL}$ ), while Card Enable(s) is/are low. Addresses are latched on the falling edge of Write Enable, while data is latched on the rising edge of the Write Enable pulse. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Write Waveforms for specific timing parameters.

## COMMAND DEFINITIONS

When low voltage is applied to the  $V_{pp}$  pin(s), the contents of the zone Command Register(s) default to 00H, enabling read-only operations.

Placing high voltage on the  $V_{pp}$  pin(s) enable(s) read/write operations. Zone operations are selected by writing specific data patterns into the Command Register. Tables 3 and 4 define these iMC002FLKA register commands for both byte-wide and word-wide configurations.

All commands written to the Command Register require that the zone address be valid or the incorrect zone will receive the command. Any Command/Data Write or Data Read requires the correct valid address.

Table 2. Bus Operations

Pins		Notes	[1, 7] V <sub>PP2</sub>	[1, 7] V <sub>PP1</sub>	A0	CE <sub>2</sub> #	CE <sub>1</sub> #	OE #	WE #	D <sub>8</sub> -D <sub>15</sub>	D <sub>0</sub> -D <sub>7</sub>
Operation											
READ-ONLY	Read (x8)	8	V <sub>PPL</sub>	V <sub>PPL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Tri-state	Data Out-Even
	Read (x8)	9	V <sub>PPL</sub>	V <sub>PPL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Tri-state	Data Out-Odd
	Read (x8)	10	V <sub>PPL</sub>	V <sub>PPL</sub>	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out	Tri-state
	Read (x16)	11	V <sub>PPL</sub>	V <sub>PPL</sub>	X	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out	Data Out
	Output Disable		V <sub>PPL</sub>	V <sub>PPL</sub>	X	X	X	V <sub>IH</sub>	V <sub>IH</sub>	Tri-state	Tri-state
	Standby		V <sub>PPL</sub>	V <sub>PPL</sub>	X	V <sub>IH</sub>	V <sub>IH</sub>	X	X	Tri-state	Tri-state
READ/WRITE	Read (x8)	3, 8	V <sub>PPX</sub>	V <sub>PPH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Tri-state	Data Out-Even
	Read (x8)	3, 9	V <sub>PPH</sub>	V <sub>PPX</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Tri-state	Data Out-Odd
	Read (x8)	10	V <sub>PPH</sub>	V <sub>PPX</sub>	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out	Tri-state
	Read (x16)	3, 11	V <sub>PPH</sub>	V <sub>PPH</sub>	X	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out	Data Out
	Write (x8)	5, 8	V <sub>PPX</sub>	V <sub>PPH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Tri-state	Data In-Even
	Write (x8)	9	V <sub>PPH</sub>	V <sub>PPX</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Tri-state	Data In-Odd
	Write (x8)	10	V <sub>PPH</sub>	V <sub>PPX</sub>	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data In	Tri-state
	Write (x16)	11	V <sub>PPH</sub>	V <sub>PPH</sub>	X	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data In	Data In
	Standby	4	V <sub>PPH</sub>	V <sub>PPH</sub>	X	V <sub>IH</sub>	V <sub>IH</sub>	X	X	Tri-state	Tri-state
	Output Disable		V <sub>PPH</sub>	V <sub>PPH</sub>	X	X	X	V <sub>IH</sub>	V <sub>IL</sub>	Tri-state	Tri-state

**NOTES:**

1. Refer to DC Characteristics. When V<sub>PP1/2</sub> = V<sub>PPL</sub> memory contents can be read but not written or erased.
2. Manufacturer and device codes may be accessed via a command register write sequence. Refer to Table 3. All other addresses low.
3. Read operations with V<sub>PP1/2</sub> = V<sub>PPH</sub> may access array data or the Intelligent Identifier codes.
4. With V<sub>PP1/2</sub> at high voltage, the standby current equals I<sub>CC</sub> + I<sub>pp</sub> (standby).
5. Refer to Table 3 for valid Data-In during a write operation.
6. X can be V<sub>IL</sub> or V<sub>IH</sub>.
7. V<sub>PPX</sub> = V<sub>PPH</sub> or V<sub>PPL</sub>.
8. This x8 operation reads or writes the low byte of the x16 word on DQ<sub>0-7</sub>, i.e., A<sub>0</sub> low reads "even" byte in x8 mode.
9. This x8 operation reads or writes the high byte of the x16 word on DQ<sub>0-7</sub> (transposed from DQ<sub>8-15</sub>), i.e., A<sub>0</sub> high reads "odd" byte in x8 mode.
10. This x8 operation reads or writes the high byte of the x16 on DQ<sub>8-15</sub>. A<sub>0</sub> is "don't care."
11. A<sub>0</sub> is "don't care," unused in x16 mode. High and low bytes are presented simultaneously.



Table 3. Command Definitions Byte-Wide Mode

Command	Notes	Bus Cycles Req'd	First Bus Cycle			Second Bus Cycle		
			Operation(1)	Address(2)	Data(3)	Operation(1)	Address(2)	Data(3)
Read Memory	2	1	Write	RA	00H			
Read Intelligent ID Codes	4	3	Write	IA	90HT	Read		
Set-up Erase/Erase	5	2	Write	ZA	20H	Write	ZA	20H
Erase Verify	5	2	Write	EA	A0H	Read	EA	EVD
Set-up Write/Write	6	2	Write	WA	40H	Write	WA	WD
Write Verify	6	2	Write	WA	C0H	Read	WA	WVD
Reset	2, 7, 8	2	Write	ZA	FFH	Write	ZA	FFH

Table 4. Command Definitions Word-Wide Mode

Command	Notes	Bus Cycles Req'd	First Bus Cycle			Second Bus Cycle		
			Operation(1)	Address(2)	Data(3)	Operation(1)	Address(2)	Data(3)
Read Memory	2	1	Write	RA	0000H			
Read Intelligent ID Codes	4	3	Write	IA	9090H	Read		
Set-up Erase/Erase	5	2	Write	ZA	2020H	Write	ZA	2020H
Erase Verify	5	2	Write	EA	A0A0H	Read	EA	EVD
Set-up Write/Write	6	2	Write	WA	4040H	Write	WA	WD
Write Verify	6	2	Write	WA	C0C0H	Read	WA	WVD
Reset	2, 7, 8	2	Write	ZA	FFFFH	Write	ZA	FFFFH

# NOTES:

- Bus operations are defined in Table 2.
- IA = Identifier address: 00H for manufacturer code, 01H for device code.  
EA = Address of memory location to be read during erase verify.  
RA = Read Address  
WA = Address of memory location to be written.  
ZA = Address of 256 Kbyte zones involved in erase or Reset operations.  
Addresses are latched on the falling edge of the Write Enable pulse.
- ID = Data read from location IA during device identification. (Mfr = 89H, Device = BDH).  
EVD = Data read from location EA during erase verify.  
WD = Data to be written at location WA. Data is latched on the rising edge of Write Enable.  
WVD = Data read from location WA during write verify. WA is latched on the Write command.
- Following the Read Intelligent ID command, two read operations access manufacturer and device codes.
- Figure 5 illustrates the Erase Algorithm.
- Figure 6 illustrates the Write Algorithm.
- The second bus cycle must be followed by the desired command register write.
- The Reset command operates on a zone basis. To reset the entire card requires reset write cycles to each zone.

## Read Command

While  $V_{PP1/2}$  is high, for erasure and writing, zone memory contents can be accessed via the read command. The read operation is initiated by writing 00H (0000H for the word-wide configuration) into the zone Command Register(s). Microprocessor read cycles retrieve zone data. The accessed zone remains enabled for reads until the Command Register(s) contents are altered.

The default contents of each zone's register(s) upon  $V_{PP1/2}$  power-up is 00H (0000H for word-wide). This default value ensures that no spurious alteration of memory card contents occurs during the  $V_{PP1/2}$  power transition. Where the  $V_{PP1/2}$  supply is left at  $V_{PPH}$ , the memory card powers-up and remains enabled for reads until the command Register contents of targeted zones are changed. Refer to the AC Read Characteristics and Waveforms for specific timing parameters.

## Intelligent Identifier Command

Each zone of the iMC002FLKA contains an Intelligent Identifier to identify memory card device characteristics. The operation is initiated by writing 90H (9090H for word-wide) into the Command Register(s) with zone address. Following the command write, a read cycle from address 00000H retrieves the manufacturer code 89H (8989H for word-wide). A read cycle from address 0002H returns the device code BDH (BDBDH for word-wide). To terminate the operation, it is necessary to write another valid command into the register(s).

## Set-up Erase/Erase Commands

Set-up Erase stages the targeted zone(s) for electrical erasure of all bytes in the zone. The set-up erase operation is performed by writing 20H to the Command Register (2020H for word-wide) with zone address.

To commence zone-erasure, the erase command (20H or 2020H) must again be written to the register(s) with zone address. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command with zone address).

This two-step sequence of set-up followed by execution ensures that zone memory contents are not accidentally erased. Also, zone-erasure can only occur when high voltage is applied to the  $V_{PP1/2}$  pins. In the absence of this high voltage, zone memory con-

tents are protected against erasure. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

## Erase-Verify Command

The erase command erases all of the bytes of the zone in parallel. After each erase operation, all bytes in the zone must be individually verified. In byte-mode operations, zones are segregated by  $A_0$  in odd and even banks; erase and erase verify operations must be done in complete passes of even-bytes-only then odd-bytes-only. See the Erase Algorithm for byte-wide mode. The erase verify operation is initiated by writing A0H (A0A0H for word-wide) into the Command Register(s). The address for the byte(s) to be verified must be supplied as it is latched on the falling edge of the Write Enable pulse. The register write terminates the erase operation with the rising edge of its Write Enable pulse.

The enabled zone applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are erased. Similarly, reading FFFFH from the addressed word indicates that all bits in the word are erased.

The erase-verify command must be written to the Command Register prior to each byte (word) verification to latch its address. The process continues for each byte (word) in the zone(s) until a byte (word) does not return FFH (FFFFH) data, or the last address is accessed.

In the case where the data read is not FFH (FFFFH), another erase operation is performed. (Refer to Set-up Erase/Erase.) Verification then resumes from the address of the last-verified byte (word). Once all bytes (words) in the zone(s) have been verified, the erase step is complete. The accessed zone can now be written. At this point, the verify operation is terminated by writing a valid command (e.g., Write Set-up) to the Command Register. The Erase algorithms for byte-wide and word-wide configurations illustrate how commands and bus operations are combined to perform electrical erasure of the iMCC002FLKA. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

## Set-up Write/Write Commands

Set-up write is a command-only operation that stages the targeted zone for byte writing. Writing 40H (4040H) into the Command Register(s) performs the set-up operation.

Once the write set-up operation is performed, the next Write Enable pulse causes a transition to an active write operation. Addresses are internally latched on the falling edge of the Write Enable pulse. Data is internally latched on the rising edge of the Write Enable pulse. The rising edge of Write Enable also begins the write operation. The write operation terminates with the next rising edge of Write Enable, which is used to write the verify command. Refer to AC Write Characteristics and Waveforms for specific timing parameters.

## Write Verify Command

The iMC002FLKA is written on a byte-by-byte or word-by-word basis. Byte or word writing may occur sequentially or at random. Following each write operation, the byte or word just written must be verified.

The write-verify operation is initiated by writing C0H (C0C0H) into the Command Register(s) with correct address. The register write(s) terminate(s) the write operation with the rising edge of its Write Enable pulse. The write-verify operation stages the accessed zone(s) for verification of the byte or word last written. The zone(s) apply(ies) an internally-generated margin voltage to the byte or word. A microprocessor read cycle outputs the data. A successful comparison between the written byte or word and true data means that the byte or word is successfully written. The write operation then proceeds to the next desired byte or word location. The Write algorithms for byte-wide and word-wide configurations illustrate how commands are combined with bus operations to perform byte and word writes. Refer to AC Write Characteristics and Waveforms for specific timing parameters.

## Reset Command

A reset command is provided as a means to safely abort the erase- or write-command sequences. Following either set-up command (erase or write) with

two consecutive writes of FFH (FFFFH for word-wide) will safely abort the operation. Zone memory contents will not be altered. A valid command must then be written to place the accessed zone in the desired state.

## EXTENDED ERASE/WRITE CYCLING

Intel has designed extended cycling capability into its ETOX II flash memory technology enabling a flash memory card with a MTBF that is many times more reliable than rotating disk technology. Resulting improvements in cycling reliability come without increasing memory cell size or complexity. First, an advanced tunnel oxide increases the charge carrying ability ten-fold. Second, the oxide area per cell subjected to the tunneling electric field minimizes the probability of oxide defects in the region. The lower electric field greatly reduces oxide stress and the probability of failure.

## WRITE ALGORITHMS

The write algorithm(s) use write operations of 10  $\mu$ s duration. Each operation is followed by a byte or word verification to determine when the addressed byte or word has been successfully written. The algorithm(s) allows for up to 25 write operations per byte or word, although most bytes and words verify on the first or second operation. The entire sequence of writing and byte/word verification is performed with  $V_{PP}$  at high voltage.

## ERASE ALGORITHM

The Erase algorithm(s) yield(s) fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the write algorithm, to simultaneously remove charge from all bits in the accessed zone(s).

Erasure begins with a read of memory zone contents. Reading FFH (FFFFH) data from the accessed zone(s) can be immediately followed by writing to the desired zone(s).

For zones being erased and rewritten, uniform and reliable erasure is ensured by first writing all bits in the accessed zone to their charged state (data = 00H byte-wide, 00000H word-wide). This is accomplished, using the write algorithm, in approximately four seconds per zone.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH byte-wide, FFFFH word-wide) begins at address 00000H and continues through the zone to the last address, or until data other than FFH (FFFFH) is encountered.

(Note: byte-wide erase operation requires separate even- and odd-address passes to handle the individual 256 Kbyte zones.) With each erase operation, an increasing number of bytes or words verify to the erased state. Erase efficiency may be improved by storing the address of the last byte or word verified in a register(s). Following the next erase operation, verification starts at the stored address location. Follow this procedure until all bytes in the zone are erased. Then, re-start the procedure for the next zone or word-wide zone pair. Erasure typically occurs in two seconds per zone.




Figure 3. Full Card Erase Flow






Figure 4. Write Algorithm for Byte-Wide Mode




Figure 5. Erase Algorithm for Byte-Wide Mode




Figure 6. Write Algorithm for Word-Wide Mode





Figure 7. Write Verify and Mask Subroutine for Word-Wide Mode





**NOTE:**  
X16 Addressing uses A<sub>1</sub>-A<sub>20</sub> only. A<sub>0</sub> = 0 throughout word-wide operation.

**Figure 8. Erase Algorithm for Word-Wide Mode**




Figure 9. Erase Verify and Mask Subroutine for Word-Wide Mode

## SYSTEM DESIGN CONSIDERATIONS

### Three-Line Control

Three-line control provides for:

- the lowest possible power dissipation and.
- complete assurance that output bus contention will not occur.

To efficiently use these three control inputs, an address-decoder output should drive  $CE_{1,2\#}$ , while the system's Read signal controls the card  $OE\#$  signal, and other parallel zones. This, coupled with the internal zone decoder, assures that only enabled memory zones have active outputs, while deselected zones maintain the low power standby condition.

### Power-Supply Decoupling

Flash memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current issues—standby, active and transient current peaks, produced by falling and rising edges of  $CE_{1,2\#}$ . The capacitive and inductive loads on the card and internal flash memory zones determine the magnitudes of these peaks.

Three-line control and proper decoupling capacitor selection will suppress transient voltage peaks. The iMC002FLKA features on-card ceramic decoupling capacitors connected between  $V_{CC}$  and  $V_{SS}$ , and between  $V_{PP1}/V_{PP2}$  and  $V_{SS}$ .

The card connector should also have a 4.7  $\mu F$  electrolytic capacitor between  $V_{CC}$  and  $V_{SS}$ , as well as between  $V_{PP1}/V_{PP2}$  and  $V_{SS}$ . The bulk capacitors will overcome voltage slumps caused by printed-circuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

### Power Up/Down Protection

The PCMCIA/JEIDA socket is specified, via unique Pin lengths, to properly sequence the power supplies to the flash memory card. This assures that hot insertion and removal will not result in card damage or data loss.

Each zone in the iMC002FLKA is designed to offer protection against accidental erasure or writing, caused by spurious system-level signals that may exist during power transitions. The card will power-up into the read state.

A system designer must guard against active writes for  $V_{CC}$  voltages above  $V_{LKO}$  when  $V_{PP}$  is active. Since both  $WE\#$  and  $CE_{1,2\#}$  must be low for a command write, driving either to  $V_{IH}$  will inhibit writes. With its control register architecture, alteration of zone contents only occurs after successful completion of the two-step command sequences.

While these precautions are sufficient for most applications, it is recommended that  $V_{CC}$  reach its steady state value before raising  $V_{PP1/2}$  above  $V_{CC} + 2.0V$ . In addition, upon powering-down,  $V_{PP1/2}$  should be below  $V_{CC} + 2.0V$ , before lowering  $V_{CC}$ .

DC CHARACTERISTICS—Byte Write Mode

Symbol	Parameter	Notes	Limits		Unit	Test Conditions
			Min	Typical		
$I_{IL}$	Input Leakage Current	1, 4		$\pm 1.0$	$\mu A$	$V_{CC} = V_{CC\ max}$ $V_{IN} = V_{CC\ or\ V_{SS}}$
$I_{OL}$	Output Leakage Current	1		$\pm 1.0$	$\mu A$	$V_{CC} = V_{CC\ max}$ $V_{OUT} = V_{CC\ or\ V_{SS}}$
$I_{CCS}$	$V_{CC}$ Standby Current	1		0.4	mA	$V_{CC} = V_{CC\ max}$ $CE_{1,2\#} = CE_{2\#} = V_{CC} \pm 0.5V$
$I_{CC1}$	$V_{CC}$ Active Read Current	1, 2		25	mA	$V_{CC} = V_{CC\ max}$ $CE_{1,2\#} = CE_{2\#} = V_{IH}$ $t = 8\ ms, t_{OUT} = 0\ ms$
$I_{CC2}$	$V_{CC}$ Write Current	1, 2		15.0	mA	Writing in Progress
$I_{CC3}$	$V_{CC}$ Erase Current	1, 2		20.0	mA	Erase in Progress
$I_{CC4}$	$V_{CC}$ Write Verify Current	1, 2		20.0	mA	Write Verify in Progress

**Absolute Maximum Ratings\***

Operating Temperature	
During Read	0°C to + 60°C(1)
During Erase/Write	0°C to + 60°C
Temperature Under Bias	-10°C to + 70°C
Storage Temperature	-30°C to + 70°C
Voltage on Any Pin with Respect to Ground	-2.0V to + 7.0V(2)
V <sub>PP1</sub> /V <sub>PP2</sub> Supply Voltage with Respect to Ground	
During Erase/Write	-2.0V to + 14.0V(2, 3)
V <sub>CC</sub> Supply Voltage with Respect to Ground	-2.0V to + 7.0V(2)

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

**\*WARNING:** Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

**NOTES:**

1. Operating temperature is for commercial product defined by this specification.
2. Minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods less than 20 ns.
3. Maximum DC input voltage on V<sub>PP1</sub>/V<sub>PP2</sub> may overshoot to +14.0V for periods less than 20 ns.

**OPERATING CONDITIONS**

Symbol	Parameter	Limits		Unit	Comments
		Min	Max		
T <sub>A</sub>	Operating Temperature	0	60	°C	For Read-Only and Read/Write Operations
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	4.75	5.25	V	
V <sub>PPH</sub>	Active V <sub>PP1</sub> , V <sub>PP2</sub> Supply Voltages	11.40	12.60	V	
V <sub>PPL</sub>	V <sub>PP</sub> During Read Only Operations	0.00	6.50	V	

**DC CHARACTERISTICS—Byte Wide Mode**

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>LI</sub>	Input Leakage Current	1, 4		± 1.0	± 20	μA	V <sub>CC</sub> = V <sub>CC</sub> max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current	1		± 1.0	± 20	μA	V <sub>CC</sub> = V <sub>CC</sub> max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1		0.4	0.8	mA	V <sub>CC</sub> = V <sub>CC</sub> max CE <sub>1</sub> # = CE <sub>2</sub> # = V <sub>CC</sub> ± 0.2V
				4	7	mA	V <sub>CC</sub> = V <sub>CC</sub> max CE <sub>1</sub> # = CE <sub>2</sub> # = V <sub>IH</sub>
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1, 2		25	50	mA	V <sub>CC</sub> = V <sub>CC</sub> max CE# = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Write Current	1, 2		5.0	15.0	mA	Writing in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		10.0	20.0	mA	Erasure in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Write Verify Current	1, 2		10.0	20.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Write Verify in Progress



# DC CHARACTERISTICS—Byte Wide Mode (Continued)

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		10.0	20.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			± 80	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or Standby Current	1, 3		0.4	0.8	mA	V <sub>PP</sub> > V <sub>CC</sub>
					± 0.08		V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP2</sub>	V <sub>PP</sub> Write Current	1, 3		8.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Write in Progress
I <sub>PP3</sub>	V <sub>PP</sub> Erase Current	1, 3		10	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in Progress
I <sub>PP4</sub>	V <sub>PP</sub> Write Verify Current	1, 3		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Write Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Erase Verify Current	1, 3		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
V <sub>IL</sub>	Input Low Voltage		−0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.4		V <sub>CC</sub> ± 0.3	V	
V <sub>OL</sub>	Output Low Voltage				0.40	V	I <sub>OL</sub> = 3.2 mA V <sub>CC</sub> = V <sub>CC</sub> min
V <sub>OH1</sub>	Output High Voltage		3.8			V	I <sub>OH</sub> = −2.0 mA V <sub>CC</sub> = V <sub>CC</sub> min
V <sub>PPL</sub>	V <sub>PP</sub> During Read-Only Operations		0.00		6.5	V	Note: Erase/Write are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> During Read/Write Operations		11.40		12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

## NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 5.0V, V<sub>PP</sub> = 12.0V, T = 25°C.
2. 1 chip active and 7 in standby for byte-wide mode.
3. Assumes 1 V<sub>PP</sub> is active.
4. Due to 100 kΩ pull up resistors OE#, CE<sub>1</sub>#, CE<sub>2</sub># and WE# will exhibit ≤ 55 μA of additional I<sub>LI</sub> when V<sub>IN</sub> = V<sub>SS</sub>.

# DC CHARACTERISTICS—Word Wide Mode

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>LI</sub>	Input Leakage Current	1, 4		± 1.0	± 20	μA	V <sub>CC</sub> = V <sub>CC</sub> max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current	1		± 1.0	± 20	μA	V <sub>CC</sub> = V <sub>CC</sub> max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1		0.4	0.8	mA	V <sub>CC</sub> = V <sub>CC</sub> max CE <sub>1</sub> # = CE <sub>2</sub> # = V <sub>CC</sub> ± 0.2V
				4	7	mA	V <sub>CC</sub> = V <sub>CC</sub> max CE <sub>1</sub> # = CE <sub>2</sub> # = V <sub>IH</sub>

## DC CHARACTERISTICS—Word Wide Mode (Continued)

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1, 2		40	80	mA	V <sub>CC</sub> = V <sub>CC</sub> max CE# = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Write Current	1, 2		7.0	25	mA	Writing in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		15	30	mA	Erase in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Write Verify Current	1, 2		15	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Write Verify in Progress
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		10	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			±80	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or Standby Current	1, 3		0.7	1.6	mA	V <sub>PP</sub> > V <sub>CC</sub>
					±0.16		V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP2</sub>	V <sub>PP</sub> Write Current	1, 3		16	60	mA	V <sub>PP</sub> = V <sub>PPH</sub> Write in Progress
I <sub>PP3</sub>	V <sub>PP</sub> Erase Current	1, 3		20	60	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase in Progress
I <sub>PP4</sub>	V <sub>PP</sub> Write Verify Current	1, 3		5.0	12	mA	V <sub>PP</sub> = V <sub>PPH</sub> Write Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Erase Verify Current	1, 3		5.0	12	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
V <sub>IL</sub>	Input Low Voltage		-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.4		V <sub>CC</sub> ± 0.3	V	
V <sub>OL</sub>	Output Low Voltage				0.40	V	I <sub>OL</sub> = 3.2 mA V <sub>CC</sub> = V <sub>CC</sub> min
V <sub>OH1</sub>	Output High Voltage		3.8			V	I <sub>OH</sub> = -2.0 mA V <sub>CC</sub> = V <sub>CC</sub> min
V <sub>PPL</sub>	V <sub>PP</sub> During Read-Only Operations		0.00		6.5	V	Note: Erase/Write are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> During Read/Write Operations		11.40		12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

## NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 5.0V, V<sub>PP</sub> = 12.0V, T = 25°C.
2. 2 chips active and 6 in standby for word-wide mode.
3. Assumes 2 V<sub>PP</sub>s are active.
4. Due to 100 kΩ pull up resistors OE#, CE<sub>1</sub>#, CE<sub>2</sub># and WE# will exhibit ≤ 55 μA of additional I<sub>L1</sub> when V<sub>IN</sub> = V<sub>SS</sub>.

**CAPACITANCE**  $T = 25^{\circ}\text{C}$ ,  $f = 1.0\text{ MHz}$ 

Symbol	Parameter	Notes	Limits		Unit	Conditions
			Min	Max		
$C_{IN1}$	Address Capacitance			40	pF	$V_{IN} = 0\text{V}$
$C_{IN2}$	Control Capacitance			40	pF	$V_{IN} = 0\text{V}$
$C_{OUT}$	Output Capacitance			40	pF	$V_{OUT} = 0\text{V}$
$C_{I/O}$	I/O Capacitance			40	pF	$V_{I/O} = 0\text{V}$

**AC TEST CONDITIONS**

Input Rise and Fall Times (10% to 90%) ..... 10 ns

Input Pulse Levels .....  $V_{OL}$  and  $V_{OH1}$ 

Input Timing Reference Level .....  $V_{IL}$  and  $V_{IH}$ 

Output Timing Reference Level .....  $V_{IL}$  and  $V_{IH}$ 
**AC CHARACTERISTICS—Read-Only Operations**

Symbol	Characteristic	Notes	Min	Max	Unit
$t_{AVAV}/t_{RC}$	Read Cycle Time	2	200		ns
$t_{ELQV}/t_{CE}$	Chip Enable Access Time	2		200	ns
$t_{AVQV}/t_{ACC}$	Address Access Time	2		200	ns
$t_{GLQV}/t_{OE}$	Output Enable Access Time	2		100	ns
$t_{ELQX}/t_{LZ}$	Chip Enable to Output in Low Z	2	5		ns
$t_{EHQZ}$	Chip Disable to Output in High Z	2		60	ns
$t_{GLQX}/t_{OLZ}$	Output Enable to Output in Low Z	2	5		ns
$t_{GHQZ}/t_{DF}$	Output Disable to Output in High Z	2		60	ns
$t_{OH}$	Output Hold from Address, CE #, or OE # Change	1, 2	5		ns
$t_{WHGL}$	Write Recovery Time before Read	2	6		$\mu\text{s}$

**NOTES:**

1. Whichever occurs first.
2. Rise/Fall Time  $\leq 10\text{ ns}$ .




Figure 10. AC Waveforms for Read Operations



# AC CHARACTERISTICS—For Write/Erase Operations

Symbol	Characteristic	Notes	Min	Max	Unit
$t_{AVAV}/t_{WC}$	Write Cycle Time	1, 2	200		ns
$t_{AVWL}/t_{AS}$	Address Set-up Time	1, 2	0		ns
$t_{WLAX}/t_{AH}$	Address Hold Time	1, 2	100		ns
$t_{DVWH}/t_{DS}$	Data Set-up Time	1, 2	80		ns
$t_{WHDx}/t_{DH}$	Data Hold Time	1, 2	30		ns
$t_{WHGL}$	Write Recovery Time before Read	1, 2	6		$\mu$ s
$t_{GHWL}$	Read Recovery Time before Write	1, 2	0		$\mu$ s
$t_{WLOZ}$	Output High-Z from Write Enable	1, 2	5		ns
$t_{WLOZ}$	Output Low-Z from Write Enable	1, 2		60	ns
$t_{ELWL}/t_{CS}$	Chip Enable Set-up Time before Write	1, 2	40		ns
$t_{WHEH}/t_{CH}$	Chip Enable Hold Time	1, 2	0		ns
$t_{WLWH}/t_{WP}$	Write Pulse Width	1, 2	100		ns
$t_{WHWL}/t_{WPH}$	Write Pulse Width High	1, 2	20		ns
$t_{WHWH1}$	Duration of Write Operation	1, 2, 3	10		$\mu$ s
$t_{WHWH2}$	Duration of Erase Operation	1, 2, 3	9.5		ms
$t_{VPEL}$	$V_{PP}$ Set-up Time to Chip Enable Low	1, 2	100		ns

## NOTES:

- Read timing parameters during read/write operations are the same as during read-only operations. Refer to A.C. Characteristics for Read-Only Operations.
- Rise/Fall time  $\leq$  10 ns.
- The integrated stop timer terminates the write/erase operations, thereby eliminating the need for a maximum specification.

# ERASE/WRITE PERFORMANCE

Parameter	Notes	Min	Typ	Max	Unit
Zone Erase Time	1, 3, 4		2.0	30	sec
Zone Write Time	1, 2, 4		4.0	25	sec
MTBF	5		$10^6$		Hrs

## NOTES:

- 25°C, 12.0V  $V_{PP}$ .
- Minimum byte writing time excluding system overhead is 16  $\mu$ s (10  $\mu$ s program + 6  $\mu$ s write recovery), while maximum is 400  $\mu$ s/byte (16  $\mu$ s x 25 loops allowed by algorithm). Max chip write time is specified lower than the worst case allowed by the write algorithm since most bytes write significantly faster than the worst case byte.
- Excludes 00H writing Prior to Erasure.
- One zone equals 256 Kbytes.
- MTBF — Mean Time between Failure, 50% failure point for disk drives.




Figure 11. AC Waveforms for Write Operations

Parameter	Notes	Min	Typ	Max	Unit
Zone Write Time	1.3.4		2.0	30	ns
Zone Read Time	1.2.4		4.0	30	ns
MTBF	5		10 <sup>6</sup>		Hrs

**NOTES:**  
1. 25°C, 12.0V V<sub>PP</sub>.  
2. Minimum byte write time excluding system overhead is 18 ns (10 ns program + 8 ns write recovery). Write maximum is 400 ns/byte (16 ns × 25 loops allowed by algorithm). Max chip write time is specified lower than the worst case allowed by the write algorithm since most bytes are significantly faster than the worst case byte.  
3. Excludes 00H which fails to Erase.  
4. One zone equals 32K bytes.  
5. MTBF — Mean Time Between Failure. 50% failure point for disk drive.




Figure 12. AC Waveforms for Erase Operations

Symbol	Characteristic	Notes	Min	Max	Unit
$t_{AVAV}$	Write Cycle Time		200		ns
$t_{AVEL}$	Address Set-up Time		0		ns
$t_{ELAX}$	Address Hold Time		100		ns
$t_{DVEH}$	Data Set-up Time		80		ns
$t_{EHDx}$	Data Hold Time		30		ns
$t_{EHGL}$	Write Recovery Time before Read		6		$\mu s$
$t_{GHGL}$	Read Recovery Time before Write		0		$\mu s$
$t_{WLEL}$	Write Enable Set-Up Time before Chip-Enable		0		ns
$t_{EHWH}$	Write Enable Hold Time		0		ns
$t_{ELEH}$	Write Pulse Width	1	100		ns
$t_{EHEL}$	Write Pulse Width High		20		ns
$t_{PEL}$	$V_{PP}$ Set-up Time to Chip Enable Low		100		ns

**NOTES:**

1. Chip Enable Controlled Writes: Write operations are driven by the valid combination of Chip Enable and Write Enable. In systems where Chip Enable defines the write pulse width (with a longer Write Enable timing waveform) all set-up, hold and inactive Write Enable times should be measured relative to the Chip Enable waveform.




Figure 12. AC Waveforms for Erase Operations







Figure 13. Alternate AC Waveforms for Write Operations

## ORDERING INFORMATION



## ADDITIONAL INFORMATION

ER-20, "ETOX™ II Flash Memory Technology"  
 RR-60, "ETOX™ II Flash Memory Reliability Data Summary"  
 AP-343, "Solutions for High Density Applications using Flash Memory"

## ORDER NUMBER

294005  
 293002  
 292079

## REVISION HISTORY

Number	Description
-002	<ul style="list-style-type: none"> <li>— Removed Preliminary</li> <li>— Removed ExCA Compliance Section</li> <li>— Clarified need for Valid Address during commands</li> <li>— Corrected <math>V_{PP} = V_{PPH}</math> in Erase Algorithm</li> <li>— Increased <math>I_{CC2}</math>–<math>I_{CC5}</math> D.C. current specs for both Byte Wide and Word Wide modes</li> <li>— Revised and Updated Application Section discussion</li> <li>— Changed order number</li> </ul>
-003	<ul style="list-style-type: none"> <li>— Change Signal with Bar to #</li> <li>— Changed T/C Values</li> </ul>



## iMC001FLKA 1-MBYTE FLASH MEMORY CARD

- **Inherent Nonvolatility (Zero Retention Power)**
  - No Batteries Required for Back-Up
- **High-Performance Read**
  - 200 ns Maximum Access Time
- **CMOS Low Power Consumption**
  - 25 mA Typical Active Current (X8)
  - 400  $\mu$ A Typical Standby Current
- **Flash Electrical Zone-Erase**
  - 1 Second Typical per 128 Kbyte Zone
  - Multiple Zone Erase > 128 KB/s
- **Random Writes to Erased Zones**
  - 10  $\mu$ s Typical Byte Write
- **Write Protect Switch to Prevent Accidental Data Loss**
- **Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface**
- **ETOX™ II Flash Memory Technology**
  - 5V Read, 12V Erase/Write
  - High-Volume Manufacturing Experience
- **PCMCIA/JEIDA 68-Pin Standard**
  - Byte- or Word-Wide Selectable
- **Independent Software & Hardware Vendor Support**
  - Integrated System Solution Using Flash Filing Systems

Intel's iMC001FLKA Flash Memory Card is the removable solution for storing and transporting important user data and application code. The combination of rewritability and nonvolatility make the Intel Flash Memory Card ideal for data acquisition and updatable firmware applications. Designing with Intel's Flash Memory Card enables OEM system manufacturers to produce portable and dedicated function systems that are higher performance, more rugged, and consume less power.

The iMC001FLKA conforms to the PCMCIA 1.0 international standard, providing compatibility at the hardware and data interchange level. OEMs may opt to write the Card Information Structure (CIS) at the memory card's address 00000H with a format utility. This information provides data interchange functional compatibility. The 200 ns access time allows for "execute-in-place" capability, for popular low-power microprocessors. Intel's 1-Mbyte Flash Memory Card operates in a byte-wide and word-wide configuration providing performance/power options for different systems.

Intel's Flash Memory card employs Intel's ETOX™ II Flash Memories. Filing systems, such as Microsoft's\* Flash File System (FFS), facilitate data file storage and card erasure using a purely nonvolatile medium in the DOS environment. Flash filing systems, coupled with the Intel Flash Memory Card, effectively create an all-silicon nonvolatile read/write random access memory system that is more reliable and higher performance than disk-based memory systems.

6

68	20	34	48
69	21	35	49
70	22	36	50
71	23	37	51
72	24	38	52
73	25	39	53
74	26	40	54
75	27	41	55
76	28	42	56
77	29	43	57
78	30	44	58
79	31	45	59
80	32	46	60
81	33	47	61
82	34	48	62
83	35	49	63
84	36	50	64
85	37	51	65
86	38	52	66
87	39	53	67
88	40	54	68
89	41	55	69
90	42	56	70
91	43	57	71
92	44	58	72
93	45	59	73
94	46	60	74
95	47	61	75
96	48	62	76
97	49	63	77
98	50	64	78
99	51	65	79
100	52	66	80
101	53	67	81
102	54	68	82
103	55	69	83
104	56	70	84
105	57	71	85
106	58	72	86
107	59	73	87
108	60	74	88
109	61	75	89
110	62	76	90
111	63	77	91
112	64	78	92
113	65	79	93
114	66	80	94
115	67	81	95
116	68	82	96
117	69	83	97
118	70	84	98
119	71	85	99
120	72	86	100
121	73	87	101
122	74	88	102
123	75	89	103
124	76	90	104
125	77	91	105
126	78	92	106
127	79	93	107
128	80	94	108
129	81	95	109
130	82	96	110
131	83	97	111
132	84	98	112
133	85	99	113
134	86	100	114
135	87		115
136	88		116
137	89		117
138	90		118
139	91		119
140	92		120
141	93		121
142	94		122
143	95		123
144	96		124
145	97		125
146	98		126
147	99		127
148	100		128
149			129
150			130
151			131
152			132
153			133
154			134
155			135
156			136
157			137
158			138
159			139
160			140
161			141
162			142
163			143
164			144
165			145
166			146
167			147
168			148
169			149
170			150
171			151
172			152
173			153
174			154
175			155
176			156
177			157
178			158
179			159
180			160
181			161
182			162
183			163
184			164
185			165
186			166
187			167
188			168
189			169
190			170
191			171
192			172
193			173
194			174
195			175
196			176
197			177
198			178
199			179
200			180
201			181
202			182
203			183
204			184
205			185
206			186
207			187
208			188
209			189
210			190
211			191
212			192
213			193
214			194
215			195
216			196
217			197
218			198
219			199
220			200
221			201
222			202
223			203
224			204
225			205
226			206
227			207
228			208
229			209
230			210
231			211
232			212
233			213
234			214
235			215
236			216
237			217
238			218
239			219
240			220
241			221
242			222
243			223
244			224
245			225
246			226
247			227
248			228
249			229
250			230
251			231
252			232
253			233
254			234
255			235
256			236
257			237
258			238
259			239
260			240
261			241
262			242
263			243
264			244
265			245
266			246
267			247
268			248
269			249
270			250
271			251
272			252
273			253
274			254
275			255
276			256
277			257
278			258
279			259
280			260
281			261
282			262
283			263
284			264
285			265
286			266
287			267
288			268
289			269
290			270
291			271
292			272
293			273
294			274
295			275
296			276
297			277
298			278
299			279
300			280
301			281
302			282
303			283
304			284
305			285
306			286
307			287
308			288
309			289
310			290
311			291
312			292
313			293
314			294
315			295
316			296
317			297
318			298
319			299
320			300
321			301
322			302
323			303
324			304
325			305
326			306
327			307
328			308
329			309
330			310
331			311
332			312
333			313
334			314
335			315
336			316
337			317
338			318
339			319
340			320
341			321
342			322
343			323
344			324
345			325
346			326
347			327
348			328
349			329
350			330
351			331
352			332
353			333
354			334
355			335
356			336
357			337
358			338
359			339
360			340
361			341
362			342
363			343
364			344
365			345
366			346
367			347
368			348
369			349
370			350
371			351
372			352
373			353
374			354
375			355
376			356
377			357
378			358
379			359
380			360
381			361
382			362
383			363
384			364
385			365
386			366
387			367
388			368
389			369
390			370
391			371
392			372
393			373
394			374
395			375
396			376
397			377
398			378
399			379
400			380
401			381
402			382
403			383
404			384
405			385
406			386
407			387
408			388
409			389
410			390
411			391
412			392
413			393
414			394
415			395
416			396
417			397
418			398
419			399
420			400
421			401
422			402
423			403
424			404
425			405
426			406
427			407
428			408
429			409
430			410
431			411
432			412
433			413
434			414
435			415
436			416
437			417
438			418
439			419
440			420
441			421
442			422
443			423
444			424
445			425
446			426
447			427
448			428
449			429
450			430
451			431
452			432
453			433
454			434
455			435
456			436
457			437
458			438
459			439
460			440
461			441
462			442
463			443
464			444
465			445
466			446
467			447
468			448
469			449
470			450
471			451
472			452
473			453
474			454
475			455
476			456
477			457
478			458
479			459
480			460
481			461
482			462
483			463
484			464
485			465
486			466
487			467
488			468
489			469
490			470
491			471
492			472
493			473
494			474
495			475
496			476
497</			




Figure 1. IMC001FLKA Pin Configuration



Table 1. Pin Description

Symbol	Type	Name and Function
A <sub>0</sub> –A <sub>19</sub>	I	<b>ADDRESS INPUTS</b> for memory locations. Addresses are internally latched during a write cycle.
D <sub>0</sub> –D <sub>15</sub>	I/O	<b>DATA INPUT/OUTPUT:</b> Inputs data during memory write cycles; outputs data during memory read cycles. The data pins are active high and float to tri-state OFF when the card is deselected or the outputs are disabled. Data is internally latched during a write cycle.
CE <sub>1</sub> #, CE <sub>2</sub> #	I	<b>CARD ENABLE:</b> Activates the card's high and low byte control logic, input buffers, zone decoders, and associated memory devices. CE # is active low; CE # high deselects the memory card and reduces power consumption to standby levels.
OE #	I	<b>OUTPUT ENABLE:</b> Gates the cards output through the data buffers during a read cycle. OE # is active low.
WE #	I	<b>WRITE ENABLE</b> controls writes to the control register and the array. Write enable is active low. Addresses are latched on the falling edge and data is latched on the rising edge of the WE # pulse. <b>NOTE:</b> With V <sub>PP</sub> ≤ 6.5V, memory contents cannot be altered.
V <sub>PP1</sub> , V <sub>PP2</sub>		<b>ERASE/WRITE POWER SUPPLY</b> for writing the command register, erasing the entire array, or writing bytes in the array.
V <sub>CC</sub>		<b>DEVICE POWER SUPPLY</b> (5V ± 5%).
GND		<b>GROUND</b>
CD <sub>1</sub> #, CD <sub>2</sub> #	O	<b>CARD DETECT:</b> The card is detected when CD <sub>1</sub> # and CD <sub>2</sub> # = ground.
WP	O	<b>WRITE PROTECT:</b> All write operations are disabled with WP = active high.
NC		<b>NO INTERNAL CONNECTION</b> to device. Pin may be driven or left floating.
BVD <sub>1</sub> #, BVD <sub>2</sub> #	O	<b>BATTERY VOLTAGE DETECT:</b> Not Required.




Figure 2. iMC001FLKA Block Diagram



## APPLICATIONS

The iMC001FLKA Flash Memory Card allows for the storage of data and application programs on a purely solid-state removable medium. System resident flash filing systems, such as Microsoft's Flash File System, allow Intel's ETOX II highly reliable Flash Memory Card to effectively function as a physical disk drive.

User application software stored on the flash memory card substantially reduces the slow disk-DRAM download process. Replacing the disk results in a dramatic enhancement of read performance and substantial reduction of active power consumption, size, and weight—considerations particularly important in portables and dedicated systems. The iMC001FLKA's high performance read access time and command register microprocessor write interface allows for use of the flash memory system in an "execute-in-place" architecture. This configuration eliminates the need for the redundancy associated with DRAM and Disk memory system architectures. ROM based operating systems, such as Microsoft's MS-DOS ROM Version allow for "instant-on" capability. This enables the design of systems that boot, operate, store data files, and execute application code from/to purely nonvolatile memory.

The PCMCIA/JEIDA 68-pin interface enables the end-user to transport data and application code between portables and host systems. Intel Flash Memory Cards provide durable nonvolatile memory storage protecting valuable user code and data.

For systems currently using a static RAM/battery configuration for data acquisition, the iMC001FLKA's inherent nonvolatility eliminates the need for battery backup. The concern for battery failure no longer exists, an important consideration for portable computers and medical instruments, both requiring continuous operation. The

iMC001FLKA consumes no power when the system is off. In addition, the iMC001FLKA offers a considerable cost and density advantage over memory cards based on static RAM with battery backup.

The flash memory card's electrical zone-erasure, byte writability, and complete nonvolatility fit well with data accumulation and recording needs. Electrical zone-erasure gives the designer the flexibility to selectively rewrite zones of data while saving other zones for infrequently updated look-up tables, for example.

## PRINCIPLES OF OPERATION

Intel's Flash Memory Card combines the functionality of two mainstream memory technologies: the writability of RAM and the nonvolatility of EPROM. The flash memory card consists of an array of individual memory devices, each of which defines a physical zone. The iMC001FLKA's memory devices erase as individual blocks, equivalent in size to the 128 Kbyte zone. Multiple zones can be erased simultaneously provided sufficient current for the appropriate number of zones (memory devices). Note, multiple zone erasure requires higher current from both the  $V_{PP}$  and  $V_{CC}$  power supplies. Erased zones can then be written in bit- or byte-at-a-time fashion and read randomly like RAM. Bit level write capability also supports disk emulation.

In the absence of high voltage on the  $V_{PP1/2}$  pins, the iMC001FLKA remains in the read-only mode. Manipulation of the external memory card-control pins yields the standard read, standby, and output disable operations.

The same read, standby, and output disable operations are available when high voltage is applied to the  $V_{PP1/2}$  pins. In addition, high voltage on  $V_{PP1/2}$

enables erasure and rewriting of the accessed zone(s). All functions associated with altering zone contents—erase, erase verify, write, and write verify—are accessed via the command register.

Commands are written to the internal memory register(s), decoded by zone size, using standard microprocessor write timings. Register contents for a given zone serve as input to that zone's internal state-machine which controls the erase and rewrite circuitry. Write cycles also internally latch addresses and data needed for write and erase operations. With the appropriate command written to the register(s), standard microprocessor read timings output zone data, or output data for erase and write verification.

### Byte-Wide or Word-Wide Selection

The flash memory card can be read, erased, and written in a byte-wide or word-wide mode. In the word-wide configuration  $V_{PP1}$  and/or  $CE_1\#$  control the LO-Byte while  $V_{PP2}$  and  $CE_2\#$  control the HI-Byte ( $A_0 = \text{don't care}$ ).

Read, Write, and Verify operations are byte- or word-oriented, thus zone independent. Erase Setup and Begin Erase Commands are zone dependent such that commands written to any address within a 128 Kbyte zone boundary initiate the erase operation in that zone (or two 128 Kbyte zones under word-wide operation).

Conventional x8 operation uses  $CE_1\#$  active-low, with  $CE_2\#$  high, to read or write data through the  $D_0$ – $D_7$  only. "Even bytes" are accessed when  $A_0$  is low, corresponding to the low byte of the complete x16 word. When  $A_0$  is high, the "odd byte" is accessed by transposing the high byte of the complete x16 word onto the  $D_0$ – $D_7$  outputs. This odd byte corresponds to data presented on  $D_8$ – $D_{15}$  pins in x16 mode.

Note that two zones logically adjacent in x16 mode are multiplexed through  $D_0$ – $D_7$  in x8 mode and are toggled by the  $A_0$  address. Thus, zone specific erase operations must be kept discrete in x8 mode by addressing even bytes only for one-half of the zone pair, then addressing odd bytes only for the other half.

### Card Detection

The flash memory card features two card detect pins ( $CD_{1/2}\#$ ) that allow the host system to determine if

the card is properly loaded. Note that the two pins are located at opposite ends of the card. Each  $CD\#$  output should be read through a port bit. Should only one of the two bits show the card to be present, then the system should instruct the user to re-insert the card squarely into the socket. Card detection can also tell the system whether or not to redirect drives in the case of system booting.  $CD_{1/2}\#$  is active low, internally tied to ground.

### Write Protection

The flash memory card features three types of write protection. The first type features a mechanical Write Protect Switch that disables the circuitry that control Write Enable to the flash devices. When the switch is activated, the  $WE\#$  internal to the card is forced high, which disables any writes to the Command Register. The second type of write protection is based on the PCMCIA/JEIDA socket. Unique pin length assignments provide protective power supply sequencing during hot insertion and removal. The third type operates via software control through the Command Register when the card resides in its connector. The Command Register of each zone is only active when  $V_{PP1/2}$  is at high voltage. Depending upon the application, the system designer may choose to make  $V_{PP1/2}$  power supply switchable—available only when writes are desired. When  $V_{PP1/2} = V_{PPL}$ , the contents of the register default to the read command, making the iMC001FLKA a read-only memory card. In this mode, the memory contents cannot be altered.

The system designer may choose to leave  $V_{PP1/2} = V_{PPH}$ , making the high voltage supply constantly available. In this case, all Command Register functions are inhibited whenever  $V_{CC}$  is below the write lockout voltage,  $V_{LKO}$ . (See the section on Power Up/Down Protection.) The iMC001FLKA is designed to accommodate either design practice, and to encourage optimization of the processor-memory card interface.

## BUS OPERATIONS

### Read

The iMC001FLKA has two control functions, both of which must be logically active, to obtain data at the



outputs. Card Enable (CE#) is the power control and should be used for high and/or low zone(s) selection. Output Enable (OE#) is the output control and should be used to gate data from the output pins, independent of accessed zone selection. In the byte-wide configuration, only one CE# is required. The word-wide configuration requires both CE#s active low.

When  $V_{PP1/2}$  is high ( $V_{PPH}$ ), the read operations can be used to access zone data and to access data for write/erase verification. When  $V_{PP1/2}$  is low ( $V_{PPL}$ ), only read accesses to the zone data are allowed.

### Output Disable

With Output Enable at a logic-high level ( $V_{IH}$ ), output from the card is disabled. Output pins are placed in a high-impedance state.

### Standby

With one Card Enable at a logic-high level, the standby operation disables one-half of the x16 output's read/write buffer. Further, only the zone corresponding to the selected address within the upper or lower  $CE_{1,2}\#$  bank is active at a time. (**NOTE:**  $A_0$  must be low to select the low half of the x16 word when  $CE_2\# = 1$  and  $CE_1\# = 0$ .) All other zones are deselected, substantially reducing card power consumption. For deselected banks, the outputs are placed in a high-impedance state, independent of the Output Enable signal. If the iMC001FLKA is deselected during erasure, writing, or write/erase verification, the accessed zone draws active current until the operation is terminated.

### Intelligent Identifier Command

The manufacturer- and device-codes can be read via the Command Register, for instances where the iMC001FLKA is erased and rewritten in a universal reader/writer. Following a write of 90H to a zone's Command Register, a read from address location 00000H on any zone outputs the manufacturer code (89H). A read from address 0002H outputs the memory device code (B4H).

### Write

Zone erasure and rewriting are accomplished via the Command Register, when high voltage is applied to  $V_{PP1/2}$ . The contents of the register serve as input to that zone's internal state-machine. The state-machine outputs dictate the function of the targeted zone.

The Command Register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command.

The Command Register is written by bringing Write Enable to a logic-low level ( $V_{IL}$ ), while Card Enable(s) is/are low. Addresses are latched on the falling edge of Write Enable, while data is latched on the rising edge of the Write Enable pulse. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Write Waveforms for specific timing parameters.

### COMMAND DEFINITIONS

When low voltage is applied to the  $V_{PP}$  pins(s), the contents of the zone Command Register(s) default to 00H, enabling read-only operations.

Placing high voltage on the  $V_{PP}$  pin(s) enable(s) read/write operations. Zone operations are selected by writing specific data patterns into the Command Register. Tables 3 and 4 define these iMC001FLKA register commands for both byte-wide and word-wide configurations.

All commands written to the Command Register require that the zone address be valid or the incorrect zone will receive the command. Any Command/Data Write or Data Read requires the correct valid address.

Table 2. Bus Operations

Pins		Notes	[1, 7] V <sub>PP2</sub>	[1, 7] V <sub>PP1</sub>	A <sub>0</sub>	CE <sub>2</sub> #	CE <sub>1</sub> #	OE #	WE #	D <sub>8</sub> -D <sub>15</sub>	D <sub>0</sub> -D <sub>7</sub>
Operation											
Read-Only	Read (x8)	8	V <sub>PPL</sub>	V <sub>PPL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Tri-state	Data Out-Even
	Read (x8)	9	V <sub>PPL</sub>	V <sub>PPL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Tri-state	Data Out-Odd
	Read (x8)	10	V <sub>PPL</sub>	V <sub>PPL</sub>	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out	Tri-state
	Read (x16)	11	V <sub>PPL</sub>	V <sub>PPL</sub>	X	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out	Data Out
	Output Disable		V <sub>PPL</sub>	V <sub>PPL</sub>	X	X	X	V <sub>IH</sub>	V <sub>IH</sub>	Tri-state	Tri-state
	Standby		V <sub>PPL</sub>	V <sub>PPL</sub>	X	V <sub>IH</sub>	V <sub>IH</sub>	X	X	Tri-state	Tri-state
Read/Write	Read (x8)	3, 8	V <sub>PPX</sub>	V <sub>PPH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Tri-state	Data Out-Even
	Read (x8)	3, 9	V <sub>PPH</sub>	V <sub>PPX</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Tri-state	Data Out-Odd
	Read (x8)	10	V <sub>PPH</sub>	V <sub>PPX</sub>	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out	Tri-state
	Read (x16)	3, 11	V <sub>PPH</sub>	V <sub>PPH</sub>	X	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out	Data Out
	Write (x8)	5, 8	V <sub>PPX</sub>	V <sub>PPH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Tri-state	Data In-Even
	Write (x8)	9	V <sub>PPH</sub>	V <sub>PPX</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Tri-state	Data In-Odd
	Write (x8)	10	V <sub>PPH</sub>	V <sub>PPX</sub>	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data In	Tri-state
	Write (x16)	11	V <sub>PPH</sub>	V <sub>PPH</sub>	X	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data In	Data In
	Standby	4	V <sub>PPH</sub>	V <sub>PPH</sub>	X	V <sub>IH</sub>	V <sub>IH</sub>	X	X	Tri-state	Tri-state
	Output Disable		V <sub>PPH</sub>	V <sub>PPH</sub>	X	X	X	V <sub>IH</sub>	V <sub>IL</sub>	Tri-state	Tri-state

**NOTES:**

1. Refer to DC Characteristics. When V<sub>PP1/2</sub> = V<sub>PPL</sub> memory contents can be read but not written or erased.
2. Manufacturer and device codes may be accessed via a command register write sequence. Refer to Table 3. All other addresses low.
3. Read operations with V<sub>PP1/2</sub> = V<sub>PPH</sub> may access array data or the Intelligent Identifier codes.
4. With V<sub>PP1/2</sub> at high voltage, the standby current equals I<sub>CC</sub> + I<sub>pp</sub> (standby).
5. Refer to Table 3 for valid Data-In during a write operation.
6. X can be V<sub>IL</sub> or V<sub>IH</sub>.
7. V<sub>PPX</sub> = V<sub>PPH</sub> or V<sub>PPL</sub>.
8. This x8 operation reads or writes the low byte of the x16 word on DQ<sub>0-7</sub>, i.e., A<sub>0</sub> low reads "even" byte in x8 mode.
9. This x8 operation reads or writes the high byte of the x16 word on DQ<sub>0-7</sub> (transposed from DQ<sub>8-15</sub>), i.e., A<sub>0</sub> high reads "odd" byte in x8 mode.
10. This x8 operation reads or writes the high byte of the x16 on DQ<sub>8-15</sub>. A<sub>0</sub> is "don't care".
11. A<sub>0</sub> is "don't care", unused in x16 mode. High and low bytes are presented simultaneously.

Table 3. Command Definitions Byte-Wide Mode

Command	Notes	Bus Cycles Req'd	First Bus Cycle			Second Bus Cycle		
			Operation(1)	Address(2)	Data(3)	Operation(1)	Address(2)	Data(3)
Read Memory		1	Write	RA	00H			
Read Intelligent Identifier Codes	4	3	Write	IA	90H	Read		
Set-Up Erase/Erase	5	2	Write	ZA	20H	Write	ZA	20H
Erase Verify	5	2	Write	EA	A0H	Read	EA	EVD
Set-Up Write/Write	6	2	Write	WA	40H	Write	WA	WD
Write Verify	6	2	Write	WA	C0H	Read	WA	WVD
Reset	7	2	Write	ZA	FFH	Write	ZA	FFH

Table 4. Command Definitions Word-Wide Mode

Command	Notes	Bus Cycles Req'd	First Bus Cycle			Second Bus Cycle		
			Operation(1)	Address(2)	Data(3)	Operation(1)	Address(2)	Data(3)
Read Memory		1	Write	RA	0000H			
Read Intelligent Identifier Codes	4	3	Write	IA	9090H	Read		
Set-Up Erase/Erase	5	2	Write	ZA	2020H	Write	ZA	2020H
Erase Verify	5	2	Write	EA	A0A0H	Read	EA	EVD
Set-Up Write/Write	6	2	Write	WA	4040H	Write	WA	WD
Write Verify	6	2	Write	WA	C0C0H	Read	WA	WVD
Reset	7	2	Write	ZA	FFFFH	Write	ZA	FFFFH

**NOTES:**

- Bus operations are defined in Table 2.
- IA = Identifier address: 00H for manufacturer code, 01H for device code.  
EA = Address of memory location to be read during erase verify.  
RA = Read Address  
WA = Address of memory location to be written.  
ZA = Address of 128 Kbyte zones involved in erase operation.  
Addresses are latched on the falling edge of the Write Enable pulse.
- ID = Data read from location IA during device identification. (Mfr = 89H, Device = B4H).  
EVD = Data read from location EA during erase verify.  
WD = Data to be written at location WA. Data is latched on the rising edge of Write Enable.  
WVD = Data read from location WA during write verify. WA is latched on the Write command.
- Following the Read Intelligent ID command, two read operations access manufacturer and device codes.
- Figure 5 illustrates the Erase Algorithm.
- Figure 6 illustrates the Write Algorithm.
- The second bus cycle must be followed by the desired command register write.
- The Reset command operation on Zone Basic to Reset entire Card, requires reset Write cycles to each zone.

While  $V_{PP1/2}$  is high, for erasure and writing, zone memory contents can be accessed via the read command. The read operation is initiated by writing 00H (0000H for the word-wide configuration) into the zone Command Register(s). Microprocessor read cycles retrieve zone data. The accessed zone remains enabled for reads until the Command Register(s) contents are altered.

The default contents of each zone's register(s) upon  $V_{PP1/2}$  power-up is 00H (0000H for word-wide). This default value ensures that no spurious alteration of memory card contents occurs during the  $V_{PP1/2}$  power transition. Where the  $V_{PP1/2}$  supply is left at  $V_{PPH}$ , the memory card powers up and remains enabled for reads until the command Register contents of targeted zones are changed. Refer to the AC Read Characteristics and Waveforms for specific timing parameters.

### Intelligent Identifier Command

Each zone of the iMC001FLKA contains an Intelligent Identifier to identify memory card device characteristics. The operation is initiated by writing 90H (9090H for word-wide) into the Command Register(s) with zone address. Following the command write, a read cycle from address 00000H retrieves the manufacturer code 89H (8989H for word-wide). A read cycle from address 0002H returns the device code B4H (B4B4H for word-wide). To terminate the operation, it is necessary to write another valid command into the register(s).

### Set-Up Erase/Erase Commands

Set-Up Erase stages the targeted zone(s) for electrical erasure of all bytes in the zone. The set-up erase operation is performed by writing 20H to the Command Register (2020H for word-wide) with zone address.

To commence zone-erasure, the erase command (20H or 2020H) must again be written to the register(s) with zone address. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command).

This two-step sequence of set-up followed by execution ensures that zone memory contents are not accidentally erased. Also, zone-erasure can only occur when high voltage is applied to the  $V_{PP1/2}$  pins. In the absence of this high voltage, zone memory contents are protected against erasure. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

The erase command erases all of the bytes of the zone in parallel. After each erase operation, all bytes in the zone must be individually verified. In byte-mode operations, zones are segregated by  $A_0$  in odd and even banks; erase and erase verify operations must be done in complete passes of even-bytes-only then odd-bytes-only. See the Erase Algorithm for byte-wide mode. The erase verify operation is initiated by writing A0H (A0A0H for word-wide) into the Command Register(s). The address for the byte(s) to be verified must be supplied as it is latched on the falling edge of the Write Enable pulse. The register write terminates the erase operation with the rising edge of its Write Enable pulse.

The enabled zone applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are erased. Similarly, reading FFFFH from the addressed word indicates that all bits in the word are erased.

The erase-verify command must be written to the Command Register prior to each byte (word) verification to latch its address. The process continues for each byte (word) in the zone(s) until a byte (word) does not return FFH (FFFFH) data, or the last address is accessed.

In the case where the data read is not FFH (FFFFH), another erase operation is performed. (Refer to Set-Up Erase/Erase.) Verification then resumes from the address of the last-verified byte (word). Once all bytes (words) in the zone(s) have been verified, the erase step is complete. The accessed zone can now be written. At this point, the verify operation is terminated by writing a valid command (e.g., Write Set-Up) to the Command Register. The Erase algorithms for byte-wide and word-wide configurations illustrate how commands and bus operations are combined to perform electrical erasure of the iMC001FLKA. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

### Set-Up Write/Write Commands

Set-Up write is a command-only operation that stages the targeted zone for byte writing. Writing 40H (4040H) into the Command Register(s) performs the set-up operation.



Once the write set-up operation is performed, the next Write Enable pulse causes a transition to an active write operation. Addresses are internally latched on the falling edge of the Write Enable pulse. Data is internally latched on the rising edge of the Write Enable pulse. The rising edge of Write Enable also begins the write operation. The write operation terminates with the next rising edge of Write Enable, which is used to write the verify command. Refer to AC Write Characteristics and Waveforms for specific timing parameters.

## Write Verify Command

The IMC001FLKA is written on a byte-by-byte or word-by-word basis. Byte or word writing may occur sequentially or at random. Following each write operation, the byte or word just written must be verified.

The write-verify operation is initiated by writing C0H (C0C0H) into the Command Register(s) with correct address. The register write(s) terminate(s) the write operation with the rising edge of its Write Enable pulse. The write-verify operation stages the accessed zone(s) for verification of the byte or word last written. The zone(s) apply(ies) an internally-generated margin voltage to the byte or word. A micro-processor read cycle outputs the data. A successful comparison between the written byte or word and true data means that the byte or word is successfully written. The write operation then proceeds to the next desired byte or word location. The Write algorithms for byte-wide and word-wide configurations illustrate how commands are combined with bus operations to perform byte and word writes. Refer to AC Write Characteristics and Waveforms for specific timing parameters.

## Reset Command

A reset command is provided as a means to safely abort the erase- or write-command sequences. Following either set-up command (erase or write) with two consecutive writes of FFH (FFFFH or word-wide) will safely abort the operation. Zone memory contents will not be altered. A valid command must then be written to place the accessed zone in the desired state.

## EXTENDED ERASE/WRITE CYCLING

Intel has designed extended cycling capability into its ETOX II flash memory technology enabling a flash memory card with a MTBF that is many times more reliable than rotating disk technology. Resulting improvements in cycling reliability come with-

out increasing memory cell size or complexity. First, an advanced tunnel oxide increases the charge carrying ability ten-fold. Second, the oxide area per cell subjected to the tunneling electric field minimizes the probability of oxide defects in the region. The lower electric field greatly reduces oxide stress and the probability of failure.

## WRITE ALGORITHMS

The write algorithm(s) use write operations of 10  $\mu$ s duration. Each operation is followed by a byte or word verification to determine when the addressed byte or word has been successfully written. The algorithm(s) allows for up to 25 write operations per byte or word, although most bytes and words verify on the first or second operation. The entire sequence of writing and byte/word verification is performed with  $V_{pp}$  at high voltage.

## ERASE ALGORITHM

The Erase algorithm(s) yield(s) fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the write algorithm, to simultaneously remove charge from all bits in the accessed zone(s).

Erase begins with a read of memory zone contents. Reading FFH (FFFFH) data from the accessed zone(s) can be immediately followed by writing to the desired zone(s).

For zones being erased and rewritten, uniform and reliable erasure is ensured by first writing all bits in the accessed zone to their charged state (data = 00H byte-wide, 0000H word-wide). This is accomplished, using the write algorithm, in approximately two seconds per zone.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH byte-wide, FFFFH word-wide) begins at address 0000H and continues through the zone to the last address, or until data other than FFH (FFFFH) is encountered. (**Note:** byte-wide erase operation requires separate even- and odd-address passes to handle the individual 128 Kbyte zones.) With each erase operation, an increasing number of bytes or words verify to the erased state. Erase efficiency may be improved by storing the address of the last byte or word verified in a register(s). Following the next erase operation, verification starts at that stored address location. Follow this procedure until all bytes in the zone are erased. Then, re-start the procedure for the next zone or word-wide zone pair. Erasure typically occurs in one second per zone.




Figure 3. Full Card Erase Flow

Erase execution then continues with an initial erase operation. Erase verification (data = FFH byte-wide, FFH word-wide) begins at address 0000H and continues through the zone to the last address or until data other than FFH (FFH) is encountered. (Note: byte-wide erase operation requires separate even- and odd-address passes to handle the individual 16 Kbytes zones.) With each erase operation, an increasing number of bytes of words verify to the erased state. Erase efficiency may be improved by allowing the address of the last byte of word verified in a register. Following the next erase operation, verification starts at that stored address location. Follow this procedure until all bytes in the zone are erased. Then, re-start the procedure for the next zone or word-wide zone pair. Erase typically occurs in one second per zone.

A reset command is provided as a means to safely abort the erase or write command sequence. Following either set-up command (erase or write) with two consecutive writes of FFH (FFH) or word-wide) will safely abort the operation. Zone memory contents will not be altered. A valid command must then be written to place the accessed zone in the desired state.

## EXTENDED ERASE/WRITE CYCLING

Intel has designed extended cycling capability into its ETOX II flash memory technology enabling a fresh memory card with a MIB that is many times more reliable than existing technology. Resulting improvements in cycling reliability come with-




Figure 4. Write Algorithm for Byte-Wide Mode




Figure 5. Erase Algorithm for Byte-Wide Mode






Figure 6. Write Algorithm for Word-Wide Mode




Figure 7. Write Verify and Mask Subroutine for Word-Wide Mode




Figure 8. Erase Algorithm for Word-Wide Mode




Figure 9. Erase Verify and Mask Subroutine for Word-Wide Mode



## SYSTEM DESIGN CONSIDERATIONS

### Three-Line Control

Three-line control provides for:

- the lowest possible power dissipation and,
- complete assurance that output bus contention will not occur.

To efficiently use these three control inputs, an address-decoder output should drive  $CE_{1,2\#}$ , while the system's Read signal controls the card  $OE\#$  signal, and other parallel zones. This, coupled with the internal zone decoder, assures that only enabled memory zones have active outputs, while deselected zones maintain the low power standby condition.

### Power-Supply Decoupling

Flash memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current issues—standby, active and transient current peaks, produced by falling and rising edges of  $CE_{1/2\#}$ . The capacitive and inductive loads on the card and internal flash memory zones determine the magnitudes of these peaks.

Three-line control and proper decoupling capacitor selection will suppress transient voltage peaks. The iMC001FLKA features on-card ceramic decoupling capacitors connected between  $V_{CC}$  and  $V_{SS}$ , and between  $V_{PP1}/V_{PP2}$  and  $V_{SS}$ .

The card connector should also have a 4.7  $\mu F$  electrolytic capacitor between  $V_{CC}$  and  $V_{SS}$ , as well as between  $V_{PP1}/V_{PP2}$  and  $V_{SS}$ . The bulk capacitors will overcome voltage slumps caused by printed-circuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

### Power Up/Down Protection

The PCMCIA/JEIDA socket is specified, via unique Pin lengths, to properly sequence the power supplies to the flash memory card. This assures that hot insertion and removal will not result in card damage or data loss.

Each zone in the iMC001FLKA is designed to offer protection against accidental erasure or writing, caused by spurious system-level signals that may exist during power transitions. The card will power-up into the read state.

A system designer must guard against active writes for  $V_{CC}$  voltages above  $V_{LKO}$  when  $V_{PP}$  is active. Since both  $WE\#$  and  $CE_{1,2\#}$  must be low for a command write, driving either to  $V_{IH}$  will inhibit writes. With its control register architecture, alteration of zone contents only occurs after successful completion of the two-step command sequences.

While these precautions are sufficient for most applications, it is recommended that  $V_{CC}$  reach its steady state value before raising  $V_{PP1/2}$  above  $V_{CC} + 2.0V$ . In addition, upon powering-down,  $V_{PP1/2}$  should be below  $V_{CC} + 2.0V$ , before lowering  $V_{CC}$ .

**ABSOLUTE MAXIMUM RATINGS\***

Operating Temperature	
During Read	.....0°C to +60°C(1)
During Erase/Write	.....0°C to +60°C
Temperature under Bias	.....-10°C to +70°C
Storage Temperature	.....-30°C to +70°C
Voltage on Any Pin with Respect to Ground	.....-2.0V to +7.0V(2)
V <sub>PP1</sub> /V <sub>PP2</sub> Supply Voltage with Respect to Ground during Erase/Write	.....-2.0V to +14.0V(2,3)
V <sub>CC</sub> Supply Voltage with Respect to Ground	.....-2.0V to +7.0V(2)

**NOTES:**

1. Operating temperature is for commercial product defined by this specification.
2. Minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods less than 20 ns.
3. Maximum DC input voltage on V<sub>PP1</sub>/V<sub>PP2</sub> may overshoot to +14.0V for periods less than 20 ns.

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

**\*WARNING:** Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

**OPERATING CONDITIONS**

Symbol	Parameter	Limits		Unit	Comments
		Min	Max		
T <sub>A</sub>	Operating Temperature	0	60	°C	For Read-Only and Read/Write Operations
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	4.75	5.25	V	
V <sub>PPH</sub>	Active V <sub>PP1</sub> , V <sub>PP2</sub> Supply Voltages	11.40	12.60	V	
V <sub>PPL</sub>	V <sub>PP</sub> during Read Only Operations	0.00	6.50	V	

# DC CHARACTERISTICS—Byte Wide Mode

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typ	Max		
$I_{LI}$	Input Leakage Current	1, 4		$\pm 1.0$	$\pm 20$	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ $V_{IN} = V_{CC} \text{ or } V_{SS}$
$I_{LO}$	Output Leakage Current	1		$\pm 1.0$	$\pm 20$	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ $V_{OUT} = V_{CC} \text{ or } V_{SS}$
$I_{CCS}$	$V_{CC}$ Standby Current	1		0.4	0.8	mA	$V_{CC} = V_{CC} \text{ Max}$ $CE\# = V_{CC} = \pm 0.2V$
				4	7	mA	$CE\# = V_{IH}, V_{CC} = V_{CC} \text{ Max}$
$I_{CC1}$	$V_{CC}$ Active Read Current	1, 2		25	50	mA	$V_{CC} = V_{CC}, \text{ Max } CE\# = V_{IL}$ $f = 6 \text{ MHz}, I_{OUT} = 0 \text{ mA}$
$I_{CC2}$	$V_{CC}$ Write Current	1, 2		5.0	15.0	mA	Writing in Progress
$I_{CC3}$	$V_{CC}$ Erase Current	1, 2		10.0	20.0	mA	Erase in Progress
$I_{CC4}$	$V_{CC}$ Write Verify Current	1, 2		10.0	20.0	mA	$V_{PP} = V_{PPH}$ Write Verify in Progress
$I_{CC5}$	$V_{CC}$ Erase Verify Current	1, 2		10.0	20.0	mA	$V_{PP} = V_{PPH}$ Erase Verify in Progress
$I_{PPS}$	$V_{PP}$ Leakage Current	1			$\pm 80$	$\mu A$	$V_{PP} \leq V_{CC}$
$I_{PP1}$	$V_{PP}$ Read Current or Standby Current	1, 3		0.4	0.8	mA	$V_{PP} > V_{CC}$
					$\pm 0.08$	mA	$V_{PP} \leq V_{CC}$
$I_{PP2}$	$V_{PP}$ Write Current	1, 3		8.0	30	mA	$V_{PP} = V_{PPH}$ Write in Progress
$I_{PP3}$	$V_{PP}$ Erase Current	1, 3		10	30	mA	$V_{PP} = V_{PPH}$ Erase in Progress
$I_{PP4}$	$V_{PP}$ Write Verify Current	1, 3		2.0	5.0	mA	$V_{PP} = V_{PPH}$ Write Verify in Progress
$I_{PP5}$	$V_{PP}$ Erase Verify Current	1, 3		2.0	5.0	mA	$V_{PP} = V_{PPH}$ Erase Verify in Progress
$V_{IL}$	Input Low Voltage		-0.5		0.8	V	
$V_{IH}$	Input High Voltage		2.4		$V_{CC} + 0.3$	V	
$V_{OL}$	Output Low Voltage				0.40	V	$I_{OL} = 3.2 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
$V_{OH1}$	Output High Voltage		3.8			V	$I_{OH} = -2.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
$V_{PPL}$	$V_{PP}$ during Read-Only Operations		0.00		6.5	V	<b>Note:</b> Erase/Write are Inhibited when $V_{PP} = V_{PPL}$
$V_{PPH}$	$V_{PP}$ during Read/Write Operations		11.40		12.60	V	
$V_{LKO}$	$V_{CC}$ Erase/Write Lock Voltage		2.5			V	

## NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at  $V_{CC} = 5.0V$ ,  $V_{PP} = 12.0V$ ,  $T = 25^{\circ}C$ .
2. 1 chip active and 7 in standby for byte-wide mode.
3. Assumes 1  $V_{PP}$  is active.
4. Due to 100 k $\Omega$  pull up resistors,  $OE\#$ ,  $CE_1\#$ ,  $CE_2\#$ , and  $WE\#$  will exhibit  $\leq 55 \mu A$  of additional  $I_{LI}$  when  $V_{IN} = V_{SS}$ .

## DC CHARACTERISTICS—Word Wide Mode

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typ	Max		
$I_{LI}$	Input Leakage Current	1, 4		$\pm 1.0$	$\pm 20$	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ $V_{IN} = V_{CC} \text{ or } V_{SS}$
$I_{LO}$	Output Leakage Current	1		$\pm 1.0$	$\pm 20$	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ $V_{OUT} = V_{CC} \text{ or } V_{SS}$
$I_{CCS}$	$V_{CC}$ Standby Current	1		0.4	0.8	mA	$V_{CC} = V_{CC} \text{ Max}$ , $CE\# = V_{CC} \pm 0.2V$
				4	7	mA	$V_{CC} = V_{CC} \text{ Max}$ , $CE\# = V_{IH}$
$I_{CC1}$	$V_{CC}$ Active Read Current	1, 2		40	80	mA	$V_{CC} = V_{CC}$ , Max $CE\# = V_{IL}$ $f = 6 \text{ MHz}$ , $I_{OUT} = 0 \text{ mA}$
$I_{CC2}$	$V_{CC}$ Write Current	1, 2		5.0	25	mA	Writing in Progress
$I_{CC3}$	$V_{CC}$ Erase Current	1, 2		15.0	30	mA	Erase in Progress
$I_{CC4}$	$V_{CC}$ Write Verify Current	1, 2		15.0	30	mA	$V_{PP} = V_{PPH}$ Write Verify in Progress
$I_{CC5}$	$V_{CC}$ Erase Verify Current	1, 2		15.0	30	mA	$V_{PP} = V_{PPH}$ Erase Verify in Progress
$I_{PPS}$	$V_{PP}$ Leakage Current	1			$\pm 80$	$\mu A$	$V_{PP} \leq V_{CC}$
$I_{PP1}$	$V_{PP}$ Read Current or Standby Current	1, 3		0.7	1.6	mA	$V_{PP} \geq V_{CC}$
					$\pm 0.16$		$V_{PP} \leq V_{CC}$
$I_{PP2}$	$V_{PP}$ Write Current	1, 3		16	60	mA	$V_{PP} = V_{PPH}$ Write in Progress
$I_{PP3}$	$V_{PP}$ Erase Current	1, 3		20	60	mA	$V_{PP} = V_{PPH}$ Erase in Progress
$I_{PP4}$	$V_{PP}$ Write Verify Current	1, 3		5.0	12	mA	$V_{PP} = V_{PPH}$ Write Verify in Progress
$I_{PP5}$	$V_{PP}$ Erase Verify Current	1, 3		5.0	12	mA	$V_{PP} = V_{PPH}$ Erase Verify in Progress
$V_{IL}$	Input Low Voltage		-0.5		0.8	V	
$V_{IH}$	Input High Voltage		2.4		$V_{CC} + 0.3$	V	
$V_{OL}$	Output Low Voltage				0.40	V	$I_{OL} = 3.2 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
$V_{OH1}$	Output High Voltage		3.8			V	$I_{OH} = -2.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
$V_{PPL}$	$V_{PP}$ during Read-Only Operations		0.00		6.5	V	<b>Note:</b> Erase/Write are inhibited when $V_{PP} = V_{PPL}$
$V_{PPH}$	$V_{PP}$ during Read/Write Operations		11.40		12.60	V	
$V_{LKO}$	$V_{CC}$ Erase/Write Lock Voltage		2.5			V	

## NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at  $V_{CC} = 5.0V$ ,  $V_{PP} = 12.0V$ ,  $T = 25^\circ C$ .
2. 2 chips active and 6 in standby for word-wide mode.
3. Assumes 2  $V_{PP}$ s are active.
4. Due to 100 k $\Omega$  pull up resistors,  $OE\#$ ,  $CE_1\#$ ,  $CE_2\#$ , and  $WE\#$  will exhibit  $\leq 55 \mu A$  of additional  $I_{LI}$  when  $V_{IN} = V_{SS}$ .



**CAPACITANCE**  $T = 25^{\circ}\text{C}$ ,  $f = 1.0\text{ MHz}$ 

Symbol	Parameter	Notes	Limits		Unit	Conditions
			Min	Max		
$C_{IN1}$	Address Capacitance			40	pF	$V_{IN} = 0\text{V}$
$C_{IN2}$	Control Capacitance			40	pF	$V_{IN} = 0\text{V}$
$C_{OUT}$	Output Capacitance			40	pF	$V_{OUT} = 0\text{V}$
$C_{I/O}$	I/O Capacitance			40	pF	$V_{I/O} = 0\text{V}$

**AC TEST CONDITIONS**

Input Rise and Fall Times (10% to 90%) ..... 10 ns

Input Pulse Levels .....  $V_{OL}$  and  $V_{OH1}$ 

Input Timing Reference Level .....  $V_{IL}$  and  $V_{IH}$ 

Output Timing Reference Level .....  $V_{IL}$  and  $V_{IH}$ 
**AC CHARACTERISTICS—Read-Only Operations**


Symbol	Parameter	Notes	Min	Max	Unit
$t_{AVAV}/t_{RC}$	Read Cycle Time	2	200		ns
$t_{ELQV}/t_{CE}$	Chip Enable Access Time	2		200	ns
$t_{AVQV}/t_{ACC}$	Address Access Time	2		200	ns
$t_{GLQV}/t_{OE}$	Output Enable Access Time	2		100	ns
$t_{ELQX}/t_{LZ}$	Chip Enable to Output in Low Z	2	5		ns
$t_{EHQZ}$	Chip Disable to Output in High Z	2		60	ns
$t_{GLQX}/t_{OLZ}$	Output Enable to Output in Low Z	2	5		ns
$t_{GHQZ}/t_{DF}$	Output Disable to Output in High Z	2		60	ns
$t_{OH}$	Output Hold from Address, CE #, or OE # Change	1, 2	5		ns
$t_{WHGL}$	Write Recovery Time before Read	2	5		$\mu\text{s}$

**NOTES:**

1. Whichever occurs first.

2. Rise/Fall time  $\leq 10\text{ ns}$ .

Figure 10. AC Waveforms for Read Operations



# AC CHARACTERISTICS—For Write/Erase Operations

Symbol	Parameter	Notes	Min	Max	Unit
$t_{AVAV}/t_{WC}$	Write Cycle Time	1, 2	200		ns
$t_{AVWL}/t_{AS}$	Address Set-Up Time	1, 2	0		ns
$t_{WLAX}/t_{AH}$	Address Hold Time	1, 2	100		ns
$t_{DVWH}/t_{DS}$	Data Set-Up Time	1, 2	80		ns
$t_{WHDX}/t_{DH}$	Data Hold Time	1, 2	30		ns
$t_{WHGL}$	Write Recovery Time before Read	1, 2	6		$\mu$ s
$t_{GHWL}$	Read Recovery Time before Write	1, 2	0		$\mu$ s
$t_{WLOZ}$	Output High-Z from Write Enable	1, 2	5		ns
$t_{WHOX}$	Output Low-Z from Write Enable	1, 2		60	ns
$t_{ELWL}/t_{CS}$	Chip Enable Set-Up Time before Write	1, 2	40		ns
$t_{WHEH}/t_{CH}$	Chip Enable Hold Time	1, 2	0		ns
$t_{WLWH}/t_{WP}$	Write Pulse Width	1, 2	100		ns
$t_{WHWL}/t_{WPH}$	Write Pulse Width High	1, 2	20		ns
$t_{WHWH1}$	Duration of Write Operation	1, 2, 3	10		$\mu$ s
$t_{WHWH2}$	Duration of Erase Operation	1, 2, 3	9.5		ms
$t_{VPEL}$	$V_{PP}$ Set-Up Time to Chip Enable Low	1, 2	100		ns

## NOTES:

- Read timing parameters during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only Operations.
- Rise/Fall time  $\leq 10$  ns.
- The integrated stop timer terminates the write/erase operations, thereby eliminating the need for a maximum specification.

## ERASE/WRITE PERFORMANCE

Parameter	Notes	Min	Typ	Max	Unit
Zone Erase Time	1, 3, 4		1.0	10	sec
Zone Write Time	1, 2, 4		2.0	12.5	sec
MTBF	5		$10^6$		Hrs


## NOTES:

- 25°C, 12.0V  $V_{PP}$ .
- Minimum byte writing time excluding system overhead is 16  $\mu$ s (10  $\mu$ s program + 6  $\mu$ s write recovery), while maximum is 400  $\mu$ s/byte (16  $\mu$ s  $\times$  25 loops allowed by algorithm). Max chip write time is specified lower than the worst case allowed by the write algorithm since most bytes write significantly faster than the worst case byte.
- Excludes 00H writing Prior to Erasure.
- One zone equals 128 Kbytes.
- MTBF = Mean Time Between Failure, 50% failure point for disk drives.





Figure 12. AC Waveforms for Erase Operations



NOTE:  
CE# refers to CE<sub>1,2</sub>#

290399-1

## ALTERNATIVE CE #-CONTROLLED WRITES

Symbol	Parameter	Notes	Min	Max	Unit
$t_{AVAV}$	Write Cycle Time		200		ns
$t_{AVEL}$	Address Set-Up Time		0		ns
$t_{ELAX}$	Address Hold Time		100		ns
$t_{DVEH}$	Data Set-Up Time		80		ns
$t_{EHDX}$	Data Hold Time		30		ns
$t_{EHGL}$	Write Recovery Time before Read		6		$\mu$ s
$t_{GHLE}$	Read Recovery Time before Write		0		$\mu$ s
$t_{WLEL}$	Write Enable Set-Up Time before Chip-Enable		0		ns
$t_{EHWL}$	Write Enable Hold Time		0		ns
$t_{ELEH}$	Write Pulse Width	1	100		ns
$t_{EHEL}$	Write Pulse Width High		20		ns
$t_{PEL}$	$V_{PP}$ Set-Up Time to Chip-Enable Low		100		ns

## NOTES:

1. Chip Enable Controlled Writes: Write operations are driven by the valid combination of Chip Enable and Write Enable. In systems where Chip Enable defines the write pulse width (with a longer Write Enable timing waveforms) all set-up, hold and inactive Write Enable times should be measured relative to the Chip Enable waveform.






Figure 13. AC Waveforms for Write Operations



**NOTE:**  
CE# refers to CE<sub>1,2</sub>#

Figure 13. Alternative AC Waveforms for Write Operations

## ORDERING INFORMATION



## ADDITIONAL INFORMATION

ER-20, "ETOX II Flash Memory Technology"

RR-60, "ETOX II Flash Memory Reliability Data Summary"

AP-343, "Solutions for High Density Applications using Flash Memory"

RR70, "Flash Memory Card Reliability Data Summary"

## Order Number

294005

293002

292079

293007

## REVISION HISTORY

Number	Description
03	<ul style="list-style-type: none"> <li>—Removed PRELIMINARY</li> <li>—Removed ExCA Compliance Section</li> <li>—Clarified need for Valid Address during commands</li> <li>—Corrected <math>V_{PP} = V_{PPH}</math> in Erase Algorithm</li> <li>—Increased <math>I_{CC2} - I_{CC5}</math> D.C. current specs for both byte wide and word wide modes</li> <li>—Revised and updated Application Section discussion</li> <li>—Changed order number</li> <li>—Corrected Erase Algorithm Pulse count to 3000</li> </ul>
04	<ul style="list-style-type: none"> <li>—Change signals with bars to #</li> <li>—Change T/C values</li> </ul>



## APPLICATION NOTE

# Solutions for High Density Applications Using Intel Flash Memory

**MARKUS A. LEVY**  
**DALE ELBERT**  
APPLICATIONS ENGINEERING  
INTEL CORPORATION

October 1993

## Solutions For High Density Applications Using Intel Flash Memory

<b>CONTENTS</b>	<b>PAGE</b>
<b>INTRODUCTION</b> .....	6-167
<b>ADVANCED PACKAGING</b> .....	6-167
Plastic Leaded Chip Carrier (PLCC) .....	6-167
Thin Small Outline Package (TSOP) .....	6-168
Memory Cards .....	6-170
Solid-State Memory Alternatives .....	6-170
Designing a PCMCIA/JEIDA Standard Memory Card .....	6-171
<b>HARDWARE DESIGN IMPLEMENTATIONS</b> .....	6-172
Design Example—A Paged-Mapped Memory Board .....	6-172
The Window Address .....	6-175
V <sub>pp</sub> Generation .....	6-176
Page Number Selection and Reading .....	6-178
Optional Board Features .....	6-179
Switchable Data Bus Width .....	6-179
Linear Addressing .....	6-179
I/O Addressing .....	6-181
Capacitive Loading .....	6-183

<b>CONTENTS</b>	<b>PAGE</b>
<b>SOFTWARE DESIGN IMPLEMENTATIONS</b> .....	6-184
Data Recording .....	6-184
Interleaving .....	6-184
Power Requirements for Interleaving ...	6-188
Write-Once-Read-Many (WORM) Drives .....	6-188
Disk Emulation .....	6-189
Creating a Bootable Drive .....	6-192
<b>WHY FLASH?—CHARACTERISTICS OF INTEL FLASH MEMORY</b> .....	6-192
Power Consumption Comparison (Watts) .....	6-192
Data Access Time .....	6-192
Reliability .....	6-193
Weight .....	6-194
<b>SUMMARY</b> .....	6-194

## INTRODUCTION

Mass storage encompasses many different technologies. Though commonalities exist, mass storage strives for nonvolatility, low cost per bit, and high density. Disk drives provide the best known example. However, many environments now require higher performance and reliability with lower power consumption, even at the expense of capacity. Flash memory uniquely meets these demands.

Flash memory can be used as a mass storage medium in applications including factory automation, notebook computers, high-end workstations, point of sale terminals, and data acquisition systems. Even desktop computers benefit from solid-state storage. The motivation to incorporate flash memory in any of these applications becomes obvious to the system designer who understands flash memory's benefits and density projections.

In an effort to understand these benefits, this document includes both conceptual and application oriented discussions. These discussions will be kept to a minimum with the real focus being on specific design techniques and considerations.

## ADVANCED PACKAGING

Mass storage is synonymous with high density. Disk drives have increased the bit density of the rotating media via material improvements and closer tolerances. For semiconductors, density requires advanced packag-


ing as well as higher capacity silicon (improved photolithography). Intel's Flash Memory devices are based on the company's EPROM Tunnel Oxide (ETOX) technology that enables the high degree of scaling required to achieve high density.

Intel offers the high density flash memories in several package types. The standard packages are the Plastic Dual In-line Package (PDIP), the Plastic Leaded Chip Carrier (PLCC), and the Thin Small Outline Package (TSOP). Advanced modular packaging in the form of PCMCIA compatible memory cards and flash drives provide the total solution.

*Which package is best for your application?*

### Plastic Leaded Chip Carrier (PLCC)

The engineer striving to reduce board space is already using surface-mounted technology, such as PLCC. The PLCC is seen frequently on PC add-in cards and motherboards. Compared to the DIP, PLCC uses as little as 35% the overall board space. Its small size, compared to the DIP, is attributed to the terminal center-to-center spacing—50 mils versus 100 mils—as well as its four-sided pinout. No drilling or lead-cutting is necessary as leads are soldered directly to pads on the circuit board. The PLCC's 50-mil pad pitch is compatible with most circuit board manufacturing equipment. Additionally, components can be mounted on both sides of the board. However, the four-sided PLCC generally requires the use of a multi-layered board to lay out conductor traces for maximum compaction.



### Thin Small Outline Package (TSOP)

When overall space constraints are critical, the TSOP is the best choice. This is best exemplified by IC memory cards. Low height is the key attribute of the TSOP, measuring 1.2 mm versus 3.5 mm for the PLCC. (Mechanical drawings in Appendix.) State-of-the-art center-to-center terminal spacing of 0.5 mm yields a smaller package and narrower conductor traces than the PLCC or DIP. In comparison, the volume of the TSOP is 172.8 mm<sup>3</sup> versus 656.3 mm<sup>3</sup> for the PLCC and 1872.3 mm<sup>3</sup> for the DIP.

The TSOP is available in standard and reverse pin configurations (Figure 1). Pins are located on only two ends of the package. This approach simplifies trace layout while reducing the number of board layers because traces can be routed out the non-leaded sides of the devices. Very dense board layouts are accommodated because components can literally be laid out end-to-end and side-by-side. Figure 2 displays an optimal layout best utilizing the TSOP's attributes. The close spacing allows one bypass capacitor to be used for two devices (provided they are not simultaneously selected). This optimal component layout can be mirror-imaged through the board to easily double the memory capacity.




Figure 1. 28F020 32-Lead TSOP—Standard and Reverse Pinouts






Figure 2. TSOP Optimal Layout: Highest Density Configuration (Conceptual)




Figure 3. Support Circuitry Cost Comparison

## Memory Cards

Many computer manufacturers are pursuing the IC memory card to incorporate a removable mass storage medium. This is an ideal application for the Intel Flash Memory TSOP, due to the package's minimal height.

## Solid-State Memory Alternatives

ROM and SRAM are currently the dominant IC card memory technologies. ROM has the advantage of being inexpensive, but is not changeable. When newer software revisions (e.g. Lotus\* 123, Windows, etc.) are available, the user must buy a new ROM card for each upgrade. Intel Flash Memory's reprogrammability minimizes the user's expense and the OEM's inventory risk.

SRAM is reprogrammable but requires batteries to maintain data, risking data loss. Like magnetic disks, flash memory is truly nonvolatile and thus has virtually

infinite storage time with power off (100 years typical). Additionally, SRAM is expensive and not a high density solution. Intel Flash Memory provides a denser, more cost effective and reliable solution.

System level cost is about the same for Intel Flash Memory and SRAM + battery—

Flash memory requires 12V for programming and erasing. If a 12V supply is not available, 5V can easily be boosted. (See Application Note AP-316.) SRAM + battery requires battery state detect circuitry.

Card level cost differences are substantial (Figure 3)—

SRAM must have a battery to retain data. It also requires a  $V_{CC}$  monitor and Write Lockout circuitry. Intel's Flash Memory only requires Write Lockout circuitry (switching  $V_{pp}$  to 0V is an alternative write protect). This leads to increased area for memory components. More importantly, Intel's Flash Memory density is 4 times that of static RAM, yielding lower cost per bit.




Figure 3. Support Circuitry Cost Comparison

\*LOTUS is a registered trademark of LOTUS Development Corporation.

\*\*WINDOWS is a registered trademark of Microsoft.

# Designing a PCMCIA/JEIDA Standard Memory Card

Choosing among IC card design options depends on card architecture (standardization), memory capacity, data bus width, card intelligence, V<sub>pp</sub> generation, and reliability.

*What are the advantages of a standardized memory card pinout?*

From the computer system's viewpoint, a standardized pinout enables the use of multiple third-party memory cards. This ensures competitive pricing and wide availability. From the memory card point of view, standardization allows use in a variety of systems.

The Personal Computer Memory Card International Association/Japan Electronic Industry Development Association (PCMCIA/JEIDA) 68-pin format has become the dominant IC memory card standard. Several

proprietary formats are also available from their respective manufacturers, but these same manufacturers now offer PCMCIA/JEIDA versions. The PCMCIA/JEIDA standard specifies physical, electrical, information structure, and data format characteristics of the card. This standard accommodates either 8- or 16-bit system data bus widths.

The following 2 Mbyte memory card design provides a byte-addressable interface using 8-28F020s (2 Mbit, 256k x 8 devices) as shown in Figure 4. The same principles may be applied to higher density cards using higher density components. While TTL equivalent interfacing is shown, most cards will use gate arrays to reduce chip count. Address lines A18 and A19 are decoded with a 2-to-4 decoder (74HC139) to generate high and low byte chip select signals for each of the 4 pairs of flash memory devices (one pair = high and low byte). The PCMCIA/JEIDA format specifies inputs CE1# and CE2# (along with the A0 address line) select the low and high byte, respectively.




Figure 4. Decoding for PCMCIA/JEIDA Standard Bus Interface

According to the PCMCIA/JEIDA standard, the memory card is designed with the flexibility to have both an 8-bit or a 16-bit interface, dependent upon the machine it is plugged into. When the memory card is plugged into an 8-bit system, the high byte transceiver is multiplexed to the low byte of the system. In Figure 4, the highlighted transceiver (#2), maps the upper byte to the lower byte of the data bus (i.e., D<sub>8-15</sub> to D<sub>0-7</sub>). Signals are decoded according to the truth table in the Appendix.

One can double the memory capacity and select from among 8 pairs of flash memory devices by using a 3 to 8 decoder with inputs A<sub>18-20</sub>. Notice that additional transceivers are not needed to support the additional data fanout. (See section on capacitive loading.)

## HARDWARE DESIGN IMPLEMENTATIONS

Paged, linear, and I/O are the three fundamental addressing methods that can be used for accessing an array of memory devices. Linear addressing offers the fastest and most direct access to a memory array. It

consumes the largest portion of the system's memory and is only practical in a 386 microprocessor (or other 32-bit processor) family system because of the large memory space available above 1 Mbyte. The I/O mapped memory array consumes the smallest amount of the system address space but has the lowest performance. A page-mapped memory array, also called a sliding AT window, is a hybrid of the linear and I/O designs. The memory array is usually very large relative to the system interface, consisting of pages typically ranging in size from 8 Kbytes to 64 Kbytes. (LIM-EMS use four to twelve 16 Kbyte pages.)

## Design Example—A Paged-Mapped Memory Board

A paged design employs addressing techniques similar to the Lotus-Intel-Microsoft expanded memory specification (LIM-EMS). It allows access to one or more sections (or pages) of the flash memory array at a time. This minimal interface is particularly useful within the DOS 1 Mbyte memory space. The DOS map (Figure 5) shows 128 Kbytes of memory space available in the Optional I/O Adapter ROM area.




Figure 5. DOS Memory Map



Figure 6 shows the block diagram of a page-mapped flash memory board design. (Except for the addressing method, all the functional components of a board could be used on a linear or I/O mapped flash memory array.) This PC-AT\*\*\* compatible design example consists of a flash memory array and the corresponding memory and I/O decoding,  $V_{pp}$  generation, and the

interface to the system bus. A page size of 64 Kbytes is used. Depending on the system's configuration, memory contention may require a smaller page size. (Note that the LIM EMS 4.0 standard uses 4 contiguous 16 Kbyte pages. Multiple pages can exist as space permits.)




Figure 6. Page-Mapped Flash Memory Board

\*\*\*PC-AT is a registered trademark of International Business Machine Corporation.

In a system design using PCMCIA/JEIDA standard memory cards the memory card is treated like a large memory array. Using a 64 Kbyte page size as an example:

Address lines  $A_{0-15}$  are supplied directly from the system address bus (after buffering). Address lines  $A_{16-23}$ , which select the pages, are sent as data to a latch before entering the memory card (Figure 7).





Figure 7. Memory Card Interfacing

## The Window Address

A user-selectable window address can be set up on any 64K boundary below 1 Mbyte. (The memory window should be placed between C0000h and E0000h to be DOS compatible.) A DIP switch (connected to a transceiver for reading) and the four address lines  $A_{16-19}$  are the inputs to the 74F521 comparator (Figure 8). There are 16 possible window addresses. The comparator outputs the "Memory Decode Enable" signal when

an address is selected that is within the 64 Kbyte window. This signal (with AEN low) allows board level memory decode.

The location of this 64 Kbyte window can be moved above 1 Mbyte by adding  $A_{20-23}$  to the comparator's inputs  $P_4$  to  $P_7$  of the 74F521. Bits  $D_{4-7}$  of the data bus can be connected to the comparator's pins  $Q_4$  to  $Q_7$  to allow reading of the full base memory address.



292079-32

### \*NOTE:

Ignore the contents within parentheses. This is used for section on master/slave configuration.

Figure 8. User Selects Base Memory Address

## V<sub>pp</sub> Generation

V<sub>pp</sub> can be generated locally to ensure a stable, switchable 12V ( $\pm 5\%$ ) supply. (Many systems generate their own 12V power supply. However, it should not be used if its regulation is greater than 5%.) On power-up, system reset, or when V<sub>CC</sub> is below 4.5V, V<sub>pp</sub> is forced off. It is enabled (or disabled) by writing to an I/O port address that generates the VPPEN# signal. This

on/off capability is essential for battery-operated equipment and eliminates the need for WE# filtering (as discussed below). (See Intel data sheet for V<sub>pp</sub> standby current.) The VPPEN# signal "ORed" with the system I/O write, IOW#, functions as the clock signal for the 74HC74 D-flip flop (Figure 9). The D-input is latched when IOW# goes high. Writing a one or a zero turns V<sub>pp</sub> on or off, respectively.





Figure 9. V<sub>pp</sub> and RESET# Generation



Linear Technology's LT1072 switching regulator is used as a 5V to 12V boost converter. The FB input regulates the voltage output. The 10.7k and 1.24k resistors establish the correct reference voltage to obtain 12V. The 100  $\mu$ F capacitor at the output is used to handle up to 200 mA. (See Linear Technology's LT1072 data sheet for more information.) Typically this will be much more than needed and a smaller capacitor can be used. However, this will accommodate interleaving of 8 components but may not be practical in a battery-operated system. (See section on Interleaving in the Software Design Implementation chapter.) Additionally, sufficient time should be allowed when switching  $V_{PP}$  on. The delay is a factor of the load on the line and the quality of the passive components chosen. The diode, MUR120, keeps the inductor from absorbing current from the charged output capacitor. The 5.6V zener diode ensures that when  $V_{PP}$  is less than 5.6V, the  $V_{PP}$  output is held at 0V. (This is optional if  $V_{PP} \leq 5V$  is tolerable.)

During system power-up, some probability exists that noise may generate spurious writes which are actually the sequence of flash memory commands that initiate erasure or programming. Power-up protection in this design is provided by disabling  $V_{PP}$  until voltages have stabilized. The Motorola component, MC34064P, is an undervoltage sensing circuit that begins functioning when  $V_{CC}$  is above 1V. Between 1V and 4.6V, the RESET# output is active. The RESET# output or a system RESET clears the 74HC74, keeping  $V_{PP}$  off when  $V_{CC}$  is less than 4.6V. Alternatively, this signal, or a supply's "POWERGOOD" signal, may gate WE# or CE#, as is common with battery-backed SRAM or EEPROM designs. As an example, the RESET# output of the MC34064P can be tied to the active-high enable of the decoder to disable any CEs# until  $V_{CC} = 4.6V$ , as shown in Figure 10.



**Figure 10. Protecting the Circuit from Involuntary Erasure and Programming.**  
Use an Undervoltage Sensing Circuit, or a System's "POWERGOOD" Signal, to Control Chip Enables

Latching a one into the 74HC74 D-input puts a zero on the output Q#. This turns off the transistor 2N3904. When the 2N3904 is off, the VC input of the LT1072 is 5V and the VOLTAGE SWITCH (VSW) output generates 12V.

### Page Number Selection and Reading

It is standard practice to use an I/O port to generate the page number for this type of memory array. The potential number of pages that can be selected is determined by the size of the data bus as well as the amount of decoding the system can practically handle. In this design, this I/O port allows selection of 256 64-Kbyte pages, for a total of 16 Mbytes of flash memory. The page number is written to the 74F273, Octal D-Type Flip-Flop (Figure 11). It is latched by the rising edge

clock signal derived by the "ORing" of the corresponding 74F138 decode signal (I/O PAGE NUMBER) and the system IOW#.

Page zero is automatically selected on power-up because the 74F273 clear input is connected to RESET# (generated as part of the Vpp circuitry). This feature ensures that the board will power up in page zero. Given the proper software, this board can be turned into the system's bootable drive. (See section on Software Design Implementations.)

The current page number can be obtained by reading the same I/O port. The I/O decoder output, I/O PAGE NUMBER, "ORed" with the system IOR#, produces the signal enabling the 74F245 bus transceiver (that is tied to the output of the 74F273).




Figure 11. Selecting or Reading Page Number

## Optional Board Features

So far we have described the components required to design a functional flash memory array. Optional features can be added to make an implementation more versatile in an application environment:

## Switchable Data Bus Width

This feature allows a board to execute in a PC XT\* (8-bit bus) or a PC AT system (16-bit bus). Memory card designs for adopting the PCMCIA/JEIDA format

must include similar provisions as shown earlier. At the PC-I/O channel interface, (for use in an 8-bit system), an extra transceiver redirects the upper data bus ( $D_{8-15}$ ) to the lower data bus (Figure 12). The 16BIT# signal is generated from a ground on the PC AT I/O channel extension; it will be high (because of the pull-up resistor) when a PC XT is used.

## Linear Addressing

Linear addressing directly maps the flash memory array into the system's memory space. "Instantaneous




Figure 12. I/O Channel Transceiver Interface for 8- or 16-Bit Data Bus Selection

\*PCXT is a registered trademark of International Business Machine Corporation.




Figure 13. Linear Addressing Hardware Block Diagram

Access" of the entire array is the obvious advantage over paging. Additionally, the decode circuitry is simplified. Figure 13 shows an example for accessing 16 Intel Flash Memory 28F020s arranged in a 4 Mbyte linear array.

The number of address lines used, as well as the decoder type (2 to 4, 3 to 8, etc.), is determined by the flash memory device size. The address lines A<sub>1</sub>-A<sub>18</sub> are used for byte selection within each device (256 Kbytes \* 8).

The decodes for the individual devices can be designed in a row-column method similar to that used for the page memory board. An alternative design uses an individual chip enable for each of the 16 devices.

The enable for the 74HC138 (3 to 8 decoder) is governed by a 74F521 comparator. System address inputs to the comparator are chosen to locate this array on a 4 Mbyte boundary. (The array base address could be located on a non-4 Mbyte boundary but this would add to the decoding complexity.) With the inputs chosen in this example (A<sub>22</sub>-A<sub>23</sub>), the array base address will be between address 0 and 12 Mbytes to confine this memory array within the PC AT defined address space of 16 Mbytes. A<sub>19</sub>-A<sub>21</sub> are inputs to the decoder which generates one of the eight chip enables (CE#). (Use a 74F245 transceiver for the data bus of every 8 flash memory devices. The address lines also need buffering when connected to a PC bus.)



## I/O Addressing

From the standpoint of the system's address space usage, I/O addressing provides a conservative solution. As an example, four gigabytes of a flash memory array can be addressed through only two I/O ports. An I/O write sends the flash memory addresses out on the data bus. This "data" is latched (using '574s) and made available to the flash memory devices and decoding circuitry (Figure 14). A third I/O port, used as an enable for the flash memory device decoder and transceivers, helps conserve power when the array is not being accessed.

Relative to linear addressing, I/O addressing generally has limited access speed capability because of the I/O "bottleneck". Read speed can be increased to match linear addressing by replacing the '574 latches with '191 counters.

In the following circuit example, decoding for I/O is accomplished with a 74F138, 3 to 8 decoder (Figure 15, U1). The base address for these I/O ports is on an 8-byte boundary. When any one of the 8 I/O addresses is selected, the comparator (U2) generates the enable signal (if AEN is low) for the decoder.




Figure 14. Data Bus Generates Flash Memory Addresses




Figure 15. I/O Decode and Enable Circuitry

An I/O write to the first and second ports generates parallel load signals,  $PL_0\#$  and  $PL_1\#$ . These signals latch the "data" (addresses) into the 4-bit counters (Figure 16, U3-U10). This latched data represents the address for the flash memory devices.

A read or write from the selected flash memory address is performed when the third I/O port is accessed (Figure 15, U1); this generates an enable for the flash memory device decoder and associated transceivers (Figure 17, T<sub>0</sub> and T<sub>1</sub>).




Figure 16. Counter Circuitry




Figure 17. Transceiver Enable Circuitry

The fourth I/O port activates the circuitry that obtains very high performance from an I/O board. A read from the fourth I/O port address generates the clock signal for the 74HC191s, CLOCK\_PULSE. The counter increments on the rising edge of the clock (read signal), selecting the next flash memory address. This rising edge occurs at the end of the I/O read cycle and the data has already been read. This method is analogous to address pipelining. It is perfect for a "string" read because continuous reads from the fourth I/O port automatically increments the address to access the next word of data stored in the flash memory array.

## Capacitive Loading

Capacitive loading is an important consideration for a solid-state mass storage device. If proper buffering techniques are not followed, performance degradation will occur.

The specifications for Intel's Flash Memory devices are based on a test capacitive load of 100 pF. Each data line contributes 12 pF, therefore 8 devices connected to one data transceiver will not experience speed derating ( $12 \text{ pF} \times 8 = 96 \text{ pF}$ ). Additional flash memory devices

on that transceiver will increase the loading seen by any one device.

Degradation is calculated as follows ( $Q$  = Amount of Charge,  $T$  = Time,  $C$  = Capacitance,  $V$  = Voltage, and  $I$  = Current):

COULOMBS LAW STATES:

$$Q = I \Delta T$$

AND GIVEN THE RELATION:

$$V = \Delta Q / C \rightarrow I = C \Delta V / \Delta T$$

FROM THIS RELATION, THE CHANGE IN ACCESS TIME CAN BE EXPRESSED IN TERMS OF CAPACITIVE LOAD:

$$\Delta T = C \Delta V / I$$

For example, using four SIMMs, each with 8 components in a 16-bit configuration (4 components on high byte and 4 components on low byte), each Intel Flash Memory device sees a load of 15 devices ( $12 \text{ pF} \times 15 = 180 \text{ pF}$ ). This loading is 80 pF in excess of the device specification so therefore:

$$\begin{aligned} \text{Time Change} &= \text{Additional Capacitance} \times \frac{(V_{CC} - V_{OL})}{I_{OL}} \\ &= 80 \text{ pF} \times \frac{(5.0 - 0.4)V}{5.8 \text{ mA}} = 64 \text{ ns} \end{aligned}$$

(Reflecting worst case conditions.)

## SOFTWARE DESIGN IMPLEMENTATIONS

Each hardware implementation discussed above can be used in several types of mass storage applications. The general categories include: data recoders, Write-Once-Read-Many (WORM) drives for storing application programs and fixed data, and magnetic disk emulators.

### Data Recording

The applications for data recording represent an endless list. Examples include digital imaging, digital photography, point-of-sale terminals, patient monitors, and flight recorders. These systems will use Intel Flash Memory as a more economical and reliable replacement for SRAM + battery. Alternatively, mechanical

disks will also be replaced by Intel's Flash Memory when higher reliability, lower power consumption, higher performance, and lighter weight are required.

## Interleaving

Although the basic concept of data recording is similar from system to system, variations in implementation exist. For instance, some applications require high-speed data acquisition. Data programming rates are improved considerably by employing interleaving techniques. The majority of time spent programming or erasing a flash memory device results from the delay times in the software algorithms. (It is advised to review the standard algorithms first. See any Intel Flash Memory data sheet for Quick-Pulse Programming algorithm.) Interleaving takes advantage of these delay times to begin programming consecutive devices.

There are hardware and software mechanisms for interleaving. The flash memory array for hardware interleaving requires special decoding techniques (Figure 18). Contrary to linear decoding, the system address lines  $A_0$ – $A_3$  are decoded to provide the chip select signals and individual bytes are selected with the address lines  $A_4$ – $A_{20}$ . (For the Intel 28F010.) This decoding technique allows software to automatically access sequential devices by writing or reading sequential memory addresses. (Data accumulated with program interleaving will not be stored consecutively within a single device.)

The interleaving algorithm to program the 2 Mbyte flash memory array is shown in Figure 20 and 21. The basic goal is to utilize the delay times. To simplify the algorithm for this discussion, the data will be programmed on a byte-wide basis. Word-wide and double word-wide techniques, discussed later, will further increase programming speeds.

During multi-component programming, the number of pulses required could vary between different devices. Code is reduced if the programming loop does not have to selectively "decide" if a byte has programmed correctly (verified). However, continual programming of a programmed byte is not necessary and should be avoided. This is done by masking the command sent to that particular device. The RAM table in Figure 19 is used as a data and flash memory command buffer. After a programmed byte has verified, its associated data and commands in the RAM table are written with the value OFFH (RESET command for Intel flash memory). The data is also written as an OFFH since this is null program data.






Figure 18. Hardware Interleaving Block Diagram





Figure 19. RAM Array Used as Data Buffer and Command Mask Storage






Figure 21. Program Interleaving Algorithm (Continued)

Software and hardware interleaving are very similar. Software interleaving is performed using conventional decoding and addressing methods. Instead of incrementing flash memory addresses by one to access the next byte (as with hardware decoding), increment the address by the size of the component. While allowing the use of "general-purpose" (non-interleaved) hardware, software interleaving requires reading back the data in the same, non-sequential fashion as was used for recording.

Interleaved erase is useful for quickly erasing an array of flash memory devices. This approach greatly reduces the total subsystem format time. As specified in the erase algorithm, each erase pulse requires a 10 ms delay. (See Quick-Erase algorithm in Intel Flash Memory data sheet.) Without interleaving, the processor idles during this delay time. As with program interleaving, this time is used to begin the erasure of consecutive devices, thereby reducing the overall erase time.

Further program and erase time can be saved by supplementing the byte-wide algorithm with 16- or 32-bit interleaving. Extra data and commands are added to the RAM Mask Table. The major difference in the algorithms involves the verify operation. Depending on the bus width, 2 or 4 bytes are verified simultaneously as shown in Figure 22 (for a 16-bit algorithm).

## Power Requirements for Interleaving

Current consumption is an important consideration for interleaving. During programming, each device typical-

ly consumes 9 mA (1 mA  $I_{CC}$  and 8 mA  $I_{pp}$ ) while programming or erasing; this translates to about 100 mW. If interleaving with 16 devices, about 144 mA (16 devices \* 9 mA) or 1.6W, is drawn. Battery powered systems will have a practical limit on the number of components in the interleaving loop. Failure to accommodate these current levels, resulting in  $V_{pp}$  voltage drop, will compromise programming and erase reliability.

## Write-Once-Read-Many (WORM) Drives

The optical disk is an example of a typical WORM drive application. Its strengths are extremely high densities and low cost per bit. However, it is an unacceptable solution for a low powered, lightweight laptop computer system. It is this environment that solid-state drives offer the greatest benefit. Solid-state ROMs have historically been used in portable systems to store software programs that seldom change. When the software changes, discard the ROM "application hardfile" and program a new one.

Unlike the ROM drive, Intel Flash Memories can be reused and reprogrammed in a true WORM fashion. A computer user can load favorite software programs on the flash memory drive. Add revised programs to the drive by writing to the next free space or by erasing and reprogramming the entire drive. Software drivers can be written to implement this functionality in most operating systems.




Figure 22. 16-Bit Masking for Verify Operation



## Disk Emulation

Microsoft has a flash memory file system. It stores and retrieves data or application programs in a manner that, to the end user, appears similar to a disk drive. New files are written sequentially from beginning of memory. However, when the disk is full, it reclaims memory space for storing additional files.

When an application accesses a disk through INT 21H, the MS-DOS® kernel checks the drive letter (Figure 23). If the drive has been declared as a flash memory disk, a built-in redirector services the call (analogous to networked drive accesses). Otherwise, if the drive letter is that of a floppy or hard disk, the call is handled by the standard DOS file system. The File System provides the link between DOS and the Flash Memory and Hardware device driver. It changes DOS file system commands into a form understood by this unique file structure.

The Flash File System Driver contains the “intelligence” of this file system. It searches for:

1. A Boot Record that identifies the file system and version, and locates the start of the data area;
2. The Root Directory Entry Record and many Directory and File Entry Records.

The file system driver is independent of the hardware interface to the flash memory disk. The PCMCIA device drivers, developed by the OEM or BIOS software vendors, interfaces the flash memory disk to the flash file system. The actual implementation of the interface is dependent on the hardware configuration of the disk (I/O, paged, and linear addressing are examples).

To minimize fragmentation losses and allow arbitrary extension of files, the flash memory file system uses variable sized blocks rather than the standard sector/cluster method of more traditional file systems. The




Figure 23. Disk Interface Levels

\*MS-DOS and Microsoft are registered trademarks of Microsoft Corporation.

fundamental structure employed to offer this flexibility is based on linked list concepts; files are chained together using address pointers located within directory entries for each file.

Files and directories are written to the flash memory disk using sequentially free memory locations—a stack-like operation (Figure 24). Furthermore, file sizes can be variable, abandoning the traditional sector/cluster approach of DOS. When “the stack” fills up, (containing deleted files), the intelligent software algorithm performs a cleanup operation to reclaim the “dirty” space.

File and subdirectory information is essentially attached to the beginning of each file, unlike the standard DOS approach of directory and FAT placement. As directory and file entries are added, they are located by building a linked-list. Besides containing the customary fields (e.g., name, extension, time, date of creation, etc.), a directory and file entry contains a status byte

and various pointers used for the linked-list process. The status byte, besides indicating whether a file/subdirectory exists or is deleted, is also used to signify valid sibling and/or child pointers and to determine if a directory entry pertains to a file or a directory.

When a directory or file is requested or added, the flash memory disk is searched beginning at the head of the linked-list. The chain is followed from pointer to pointer until the correct entry is found. If the search arrives at the chain's end (an FNULL is encountered), the system responds analogously to DOS with a “File not found” message.

This linked-list chain consists of two basic types of pointers: sibling and child. Sibling pointers are used to locate directories or files at the same hierarchical level. Child pointers are used to locate subdirectories or the first file of a particular directory. The following examples elaborate these concepts.




Figure 24. FFS Storage

In Figure 25, Directories B and C are subdirectories of Directory A. Specifically, Directory C is a sibling of Directory B and both are children of Directory A. FNULL indicates the end of the chain.

Figure 26 shows two files (File A and File B) added to a directory (Directory A). File A and File B are at the same level, therefore they are siblings. A file's file entry contains an extent location pointer that indicates the start of its data area.

When a file appears multiple times (because of deleted versions) on the flash memory disk, the file system must find the most recent version. The status byte contains bit fields that indicate whether that particular file

is a valid or deleted file. The directory information of a deleted file is used for pointers of the linked list and the search would proceed until the most recent version is found.

A key point to be made for using this method of file storage is that the user is in control of the rate in which the disk becomes full; using the flash memory disk predominantly for application code storage and non-temporary data files reduces the frequency of "cleanup". However, flash memory will typically perform 100,000 cycles and eliminates reliability concerns when used as a hard or floppy disk replacement.




Figure 25. Directory Arrangement




Figure 26. File Arrangement

## Creating a Bootable Drive

The startup time of the PC can be decreased by booting from a flash memory disk instead of the magnetic disk. To do this, a "disk-image" is installed on the flash memory disk which is located in the system memory space between C0000H and E0000H (Figure 10). (The "disk image" contains the Boot Record, Directory, and FAT.) This memory space is referred to as Expansion ROM. During the system Power-On-Self-Test (POST), the system searches this memory area for the ROM adapter signature, 055AAh, marking the beginning of the disk image. Once this signature is found, the BOOTSTRAP process begins. The software to create and install this "disk image" is available as a product from Microsoft Corporation as ROM executable MS-DOS.

## WHY FLASH?

### CHARACTERISTICS OF INTEL FLASH MEMORY

Power consumption, weight, performance, and reliability are the key criteria for a system design. The discussion of Intel flash memory as a mass storage medium would not be complete without a performance analysis and comparison to other technologies.

### Power Consumption

Portability of a computer demands battery longevity and consequently minimal power consumption. Small form factor disk drives are being designed specifically for the size and power requirements of laptops.

A drive has three basic operating modes: active, power savings, and standby. The active mode consists of reading, writing, and ready. Ready condition allows "instantaneous" transitions into the read or write states. In the power-savings mode only the drive motor continues to run. Standby shuts off all functionality except for the circuitry needed to "spin-up" the drive. From the standby mode, extra power and considerable time, is required to "spin-up" the disk.

### Power Consumption Comparison (Watts)

(Based on typical performance characteristics. The 20 Mbyte Flash Memory disk is based on the use of 80-28F020s. Only two of the forty devices are accessed at a time, the remainder are in standby mode.)

Power Consumption (Watts)		
Active Modes	Hard Disk Drive (2.5", 20 Mbytes)	INTEL Flash Memory (20 Mbytes)
Ready	1.7-2.0	0.05 (Same as Standby)
Read	3.5-4.0	0.15
Write	3.5-4.0	0.25
Power Savings	1.5	0.05 (Same as Standby)
Standby	0.1-0.5	0.05
Spinup (from Standby)	9.3	0

For a battery-powered system, 3-4 hours of operation is unacceptable. Battery longevity is achieved by using Intel Flash Memory solid-state storage as a disk replacement. The following table relates battery life and the different functions of disk operation. A "AA" battery with a capacity of 2215 mAH is used for the comparison. Obviously, for a truly accurate representation, other components of the system should be included. But from the data storage point of view, the flash memory disk will operate many more hours than the hard disk drive on a set of batteries.

Hours of Operation for a "AA" Battery  
(Based on Data from Previous Table  
and 2215 mAH Battery Capacity)

	Hard Disk Drive (2.5", 20 Mbytes)	INTEL Flash Memory (20 Mbytes)
Read	0.83	22.15
Write	0.83	13.29
Standby	6.64	66.45

### Data Access Time

Reading data from a magnetic disk is a very slow process compared to a solid-state disk (SSD). Disk transfer time is lengthy due to four time components: spin-up, seek time, latency, and data transfer time. Spin-up is a factor to consider for battery-powered systems, where most disk accesses are begun from the standby mode. During the seek time, the arm is repositioned to the correct track. Latency is the delay from arm repositioning until the first sector of the transfer moves under the



read/write head. This is dependent on the speed of rotation. The actual transfer of data is the third component. The standard SCSI interface transfers data between 5 Mbits and 10 Mbits per second, with which flash memory compares very favorable.

For this example it is reasonable to assume a transfer rate of 1.0 Mbytes per second. Using a full word-wide (x16) bus bandwidth (120 ns access speed of the device), flash achieves a transfer rate of 16.6 Mbytes per second.

#### Read Speed Comparisons

	Hard Disk (Standard SCSI Interface)	Floppy Disk	Flash Memory (16-Bit Bus, 120 ns Access)
Seek Time	28 ms		0
Latency	8.3 ms	100 ms	0
Transfer Rate	1.0 Mbyte/s	62 Kbyte/s	16.6 Mbyte/s
Total for 10 Kbyte File	46.54 ms	261.3 ms	0.62 ms

(Floppy disk drive specifications combine access into one category.)

In this example, the flash memory disk has 75 times the read performance over the hard disk. Smaller files result in even greater differences. Additionally, the 5 second spin-up of the hard disk gives the flash memory disk over 8,000 times the performance!

A byte will typically program in Intel Flash Memory in one pulse. (See Intel Flash Memory Data sheet for programming algorithm.) Based on this and the parameters used in the example above, a 10 Kbyte file is written to the flash memory disk in 87.04 ms. Because writes to a hard disk typically begin from spin-down, the flash memory disk is still over 50 times faster. Since reads are 80% of disk access, flash memory's user-perceptible performance advantage is substantial.

#### Reliability

The definition of hard disk mean-time-before-failure (MTBF) is extremely ambiguous. There are no industry-wide standards for making a reliable calculation. Disk drive manufacturers choose whichever method best suits their product's reliability perception.

One method uses the overall mean failure. The MTBF of all critical components is computer analyzed and the lowest one is selected. A second method tests 100 drives. The hours of the first ones to fail are multiplied by the number of drives. How many reads or writes are performed? Is the disk stopped and started during the process? Standard answers do not exist.

The vagueness of the test procedures makes it difficult to compare the MTBF for a flash memory solid-state disk and a hard disk. Based on the fact that disk usage is 80% reads and 20% writes, a reasonable comparison can be made. (What is not taken into account is that disks are an 'infinite' write, but finite read medium. Continuous reading causes reduced magnetic field strength, a failure mechanism hidden by re-writing the disk.)

Intel's Flash Memory typically performs 100,000 erase/program cycles. (Failure does not occur at this point. The only noticeable change is a gradual increase in program and erase times.) Assume a flash memory disk size of 4 Mbytes that functions like a WORM drive; it is erased and reused after filling.

Based on a typical disk MTBF of 50,000 hours and the 80/20% division, 10,000 hours are used for writing files. Assume the average file size written to disk is 10 Kbytes. A 4 Mbyte flash disk can store approximately  $400 \times 10$  Kbyte files ( $4 \text{ Mbyte}/10\text{K} = 408$ ) before erasure is necessary.

These 400 files could be written to the disk  $40 \times 10^6$  times — ( $400 \text{ files} \times 100,000 \text{ cycles} = 40 \times 10^6$ ). The result is that within a 10,000 hour period, one 10 Kbyte file could be written once every 0.9 seconds.

$$\frac{10,000 \text{ hours}}{40 \times 10^6 \text{ Files}} \times \frac{3600 \text{ Seconds}}{1 \text{ Hour}} = \frac{0.9 \text{ Seconds}}{\text{File}}$$

It would be more realistic (although still extremely aggressive) to assume that this 10 Kbyte file is written to this disk every 10 minutes. At 100,000 cycles,  $40 \times 10^6$  files will have been written. The MTBF can be calculated as follows:

$$40 \times 10^6 \text{ Files} \times \frac{10 \text{ Minutes}}{\text{File}} \times \frac{1 \text{ Hour}}{60 \text{ Minutes}} = 6.6 \times 10^6 \text{ Hours}$$

This is an MTBF of over 6 million hours! (See Reliability Report RR60 for more details.)

A flash memory solid-state disk outlasts its mechanical counterpart by at least two orders of magnitude, especially if head parking problems and limited start/stop cycles of the mechanical disk are taken into account.

## Weight

Lowering the power consumption of your portable system also lowers the weight. Reduced battery demands mean smaller and lighter batteries and power supplies. Weight savings is also gained by the proper choice of the mass storage medium. The small 20 Mbyte 2.5" disk drives weigh between 9 and 21 ounces. The equivalent capacity of flash memory using 80-2 Mbit TSOPs (which individually weigh  $1.16 \times 10^{-2}$  ounces) weighs 0.93 ounces plus the weight of the circuit board. (See section on Intel flash memory packaging.) This difference is critical when the computer weight requirement is under five (5) pounds.

Intel's Flash Memory typically performs 100,000 erase/program cycles. (Failure does not occur at this point. The only noticeable change is a gradual increase in program and erase times.) Assume a flash memory disk size of 4 Mbytes that functions like a WORM drive. It is erased and re-used after writing.

Based on a typical disk MTBF of 50,000 hours and the 80,000-division, 10,000 hours used for writing files. Assume the average file size written to disk is 10 Kbytes. A 4 Mbyte flash disk can store approximately 400  $\times$  10 Kbyte files ( $4 \text{ Mbytes} / 10 \text{ K} = 400$ ) before erasure is necessary.

These 400 files could be written to the disk  $40 \times 10^3$  times  $-(400 \text{ files} \times 100,000 \text{ cycles} = 40 \times 10^3)$ . The result is that within a 10,000 hour period, one 10 Kbyte file could be written once every 0.3 seconds.

$$\frac{10,000 \text{ hours} \times 3600 \text{ seconds}}{40 \times 10^3 \text{ files}} = \frac{3600 \text{ seconds}}{40 \times 10^3 \text{ files}} = 0.009 \text{ seconds}$$

It would be more realistic (although still extremely aggressive) to assume that the 10 Kbyte file is written to the disk every 10 minutes. At 100,000 cycles  $40 \times 10^3$  files will have been written. The MTBF can be calculated as follows:

$$40 \times 10^3 \text{ files} \times \frac{10 \text{ minutes}}{60 \text{ minutes}} = 66,666 \text{ files} \times 10 \text{ minutes} = 666,666 \text{ minutes}$$

This is an MTBF of over 6 million hours (See Reliability Report R860 for more details.)

A flash memory solid-state disk outlasts its mechanical counterpart by at least two orders of magnitude especially if head parking problems and limited start/stop cycles of the mechanical disk are taken into account.

## SUMMARY

The advent of Intel Flash Memory has led to the evolution of solid-state mass storage. This application note has provided the building blocks that will allow the innovative manufacturer to remain on the forefront of technology.

- Advanced packaging, such as the TSOP, IC memory cards, and SIMM, is necessary for high-density applications.
- Intel Flash Memory allows flexible system interfacing by using I/O, paged, or linear addressing methods.
- Software variations enable an unlimited number of mass storage applications for Intel Flash Memory.
- Intel Flash Memory offers superior performance over the magnetic disk.

10 Kbyte File	Total for 400 Files	Transfer Rate 1.0 Mbytes/s	Latency	Seek Time
0.62 ms	251.3 ms	83.3 ms	0	12 ms

(Flippy disk drive specifications combine seeks into one category.)

In this example, the flash memory disk has 12 times the best performance over the hard disk. Smaller files result in even greater differences. Additionally, the 3 second spin-up of the hard disk gives the flash memory disk over 8,000 times the performance.

A byte will typically program in Intel Flash Memory in one pulse (See Intel Flash Memory Data Sheet for programming algorithm). Based on this and the average file size used in the example above, a 10 Kbyte file is written to the flash memory disk in 83.3 ms. Because writes to a hard disk typically begin from spin-down, the flash memory disk is still over 50 times faster. Since reads are 80% of disk access, flash memory's superior performance advantage is substantial.

## Reliability

The definition of hard disk mean-time-between-failure (MTBF) is extremely ambiguous. There are no industry-wide standards for making a reliable calculation. Disk drive manufacturers choose whichever method best suits their product's reliability presentation.

## APPLICATION NOTE

# Implementing the Integrated Registers of the Series 2 Flash Memory Card

**MARKUS LEVY**  
SENIOR TECHNICAL APPLICATIONS ENGINEER

October 1993

Order Number: 292096-003

6-195

## Implementing the Integrated Registers of the Series 2 Flash Memory Card

### CONTENTS

#### PAGE

INTRODUCTION .....	6-197
<b>SERIES 2 COMPONENT MANAGEMENT REGISTERS</b> .....	6-198
PCMCIA Release 2.0 Defined .....	6-198
Soft Reset Register .....	6-198
Global Reset-Powerdown Register .....	6-200
Performance Enhancement Registers ..	6-201
Sleep Control Register .....	6-201

### CONTENTS

#### PAGE

Ready-Busy Status Register .....	6-202
Ready-Busy Mask Register .....	6-204
Ready-Busy Mode Register .....	6-205
Write Protection Register .....	6-208
Card Status Register .....	6-209
<b>SUMMARY</b> .....	6-210
<b>GLOSSARY</b> .....	6-211
<b>RELATED DOCUMENTS</b> .....	6-211




## INTRODUCTION

Intel's first generation flash memory cards<sup>(1)</sup> forever changed the vision of solid-state storage. Electrically rewritable, non-volatile, reliable, yet economical in high densities, these cards provided a unique solution for the portable computing industry demanding such media. The second generation of flash memory cards provide even higher densities, lower power consumption and a higher level of functionality. The Series 2 Flash Memory Card delivers a major technology breakthrough by supporting densities up to 20 Mbytes<sup>(2)</sup>, an integrated memory control register set (Component Management Registers or CMRs) and PCMCIA 2.0 compliance.

Intel's 8-Megabit FlashFile™ Memory, 28F008SA, provides the foundation for the Series 2 Flash Memory Card. Its properties include data-write and block-erase automation, sixteen 64 Kbyte, separately-erasable blocks, a Ready/Busy# output pin, and a Powerdown mode. Within the Series 2 Card, high-functionality

ASICs link the flash memory devices with the PCMCIA-specified electrical interface. These ASICs handle buffering, decoding and all control signals. They also contain the CMRs and hardwired Card Information Structure (CIS) used by system software to enhance device-level functions.


The OEM has many hardware and software alternatives for using the Series 2 Card. From a hardware perspective, the Intel 82365SL offers the most practical solution for controlling the PCMCIA socket in a PC solid-state drive application. This component, called the PC Card Interface Controller, provides the ExCA compliant hardware interface between the host system and the Series 2 Cards. As shown in Figure 1, the fundamental glue logic consists of a V<sub>pp</sub> generator and V<sub>CC</sub> control, a latching transceiver and address and decode signal buffers. Embedded systems can provide proper card signals with discrete circuitry.



**Figure 1. The 82365SL Requires Minimal Glue Logic**

### NOTES:

1. The Bulk-Erase iMC001FLKA, iMC002FLKA, and iMC004FLKA (One, Two and Four Megabytes, respectively).
2. Higher density cards may be realized in the future as component densities go beyond 8 Megabits.



**Figure 2. Selecting the Attribute or Common Memory Planes**

Computer systems using the Series 2 Card as a solid-state disk drive employ file management software, such as Microsoft's\* Flash File System. This software capitalizes on the architectural benefits of flash memory. It includes drivers that interface directly to the Series 2 Card. Beyond specifying the hardware architecture, PCMCIA provides a software solution that consists of modular software pieces designed for easy adaptation to the various hardware platforms and memory technologies. The various pieces of the PCMCIA system may be obtained from your BIOS vendor. Essentially, this means that a system OEM is relieved of having to write any software for Series 2 Flash Memory Card.

This application note supplements the information contained in the Series 2 Flash Memory Card Data Sheet. It benefits OEMs developing their own Series 2 Flash Memory Card software pieces, including custom flash file management software and software for embedded systems running non-DOS applications. Specifically, it describes the software aspects of implementing the card's CMRs which provide software control of many 28F008SA functions, elevating the system designer above device-level issues used by higher-level file system software.

## SERIES 2 COMPONENT MANAGEMENT REGISTERS

The CMRs optimize the Series 2 Flash Memory Card's performance by supplying a software-controlled interface to the individual devices within the card. As shown in Figure 2, they are accessed as memory-mapped I/O in the Attribute Memory Plane by pulling the card's Register Select pin low (REG#, pin 61)<sup>(3)</sup>. CMRs can be divided into two basic categories; those defined by the PCMCIA Release 2.0 specification and Intel defined "Performance Enhancement Registers".

## PCMCIA RELEASE 2.0 DEFINED

### Soft Reset Register (Configuration Option Register)

During card operation, it may be necessary to place the card into a known state by resetting the 28F008SA-level Status Registers and the CMRs in the ASICs to their power-on conditions (Figure 3). Specifically, in the

#### NOTE:

3. No switch-over setup-time from Common Memory is needed when PCMCIA timing requirements are met.

## Component Management Registers<sup>(4)</sup>

Defined by the PCMCIA R2.0 specification

- Soft Reset Register <sup>(5)</sup>—(R/W)
- Global Reset-Powerdown Register <sup>(6)</sup>—(R/W)

**PERFORMANCE ENHANCEMENT REGISTERS** designed to deliver control benefits tied directly to the Intel 28F008SA:

- Sleep Control Registers—(R/W)
- Ready-Busy Status Registers—(RO)
- Ready-Busy Mode Registers—(R/W)
- Ready-Busy Mask Registers—(R/W)
- Write Protection Registers—(R/W)
- Card Status Register—(RO)

ASICs, this reset affects the RP bit (Global Reset-Powerdown Register), the Sleep Control Register, the Ready-Busy Mode Register, the Ready-Busy Mask Register, and the CISWP and CMWP bits (Write Protection Register). There are several ways to enter power-on status:

1. Issuing a hardware reset, with a complete system reset or socket reset through the interface hardware, affects the entire system or the Series 2 Card, respectively.
2. During normal operation of many portable systems, tremendous power savings are realized by entering a suspend state. In this state, power to the card's socket is removed. After reapplying power, the card automatically attains its power-on status. Therefore, before removing power from the Series 2 Card, system software must save the contents of the Component Management Registers. It should also be pointed out, that a startup period must elapse to allow all internal circuitry to stabilize before accessing the card. This time period depends on host system power supply capabilities.<sup>(7)</sup>

3. The third method utilizes a software-controlled mechanism built into the Series 2 Card. This option, activated with the **Soft Reset Register**, provides a simple approach for placing the card in its power-on state without time delay.

The **Soft Reset Register** (Figure 4) contains a soft reset (SRESET) bit that performs a function similar to the hardware reset invoked by the card's RESET pin (RST#, pin 58)<sup>(8)</sup>. Achieve the reset condition by issuing a two-step write sequence to the SRESET bit (i.e. toggling from 0 to 1 and back to 0).

During reset (SRESET = 1), the ASICs drive the flash memory array into the deep-sleep mode. This aborts any device operations in progress and resets each device's Status Register. After initiating a soft reset, the SRESET bit *must* be cleared (zero) to enable access to the flash memory array or write to another CMR. The host system can clear this bit by writing in a zero or issuing a hardware reset.

6

### Power-On Conditions\*

ALL DEVICES IN STANDBY MODE.  
SOFTWARE WRITE-PROTECT DISABLED.  
ALL DEVICES' READY/BUSY# OUTPUTS UNMASKED.  
PCMCIA-READY/BUSY# MODE ENABLED.  
READY/BUSY# OUTPUT PIN GOES TO READY.

#### NOTE:

Generated by Hardware Reset or Toggling SRESET Bit.

Figure 3

#### NOTES:

4. R = READ, W = WRITE, RO = READ ONLY
5. Referred to as Configuration Option Register by PCMCIA R2.0.
6. Referred to as Configuration and Status Register by PCMCIA R2.0.
7. As specified by PCMCIA Release 2.0.
8. Soft reset puts all devices into power-down mode and requires a recovery time after returning from soft reset (500 ns for reads and 1  $\mu$ s for writes).

Soft Reset Register (Configuration Option Register)								
PCMCIA-Defined								
CIS ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4000H	SRESET	PCMCIA CONFIGURATION INDEX POWERS UP AND RESETS TO ZERO						

■ Toggle SRESET to reset and return to standby-mode.  
■ For power-on default, SRESET = 0.

Figure 4. Useful for placing the card into a known state

The other two fields (not implemented with the Series 2 Card), defined in this register by the PCMCIA R2.0 specification, include the Configuration Index and the LevlREQ. After powerup or soft reset, the Configuration Index contains zeros to maintain compatibility as a Memory-Only Interface. The LevlREQ bit is hardwired to zero.

## GLOBAL RESET-POWERDOWN REGISTER

### PCMCIA R2.0 Defined

(Configuration and Status Register)

The portable system designer strives to minimize power consumption in every conceivable way. Solid-state storage devices using Intel Flash Memory deliver significant power consumption reductions (when compared to the mechanical disk) and therefore play an important part of the system design considerations. The portable

system aimed at power conservation looks to shut down portions of system circuitry not in use (i.e. the solid-state drive not accessing files, the screen's backlight when the keyboard has not been touched in a certain amount of time, etc.). Powering down the entire socket achieves a minimal power usage status. However, the powerup recovery time from this approach produces varying delays.

The Series 2 Card offers the optimal solution with the **Global Reset-Powerdown Register** (Figure 5). Writing a one (1) to the Reset-PwrDwn Bit (RP bit 2) of this register puts all internal devices into the Deep-Sleep Mode by pulling every device's RP# input low<sup>(9)</sup>. In the Deep-Sleep mode, a 20 Megabyte Series 2 Card consumes 90% less current versus the standby mode current<sup>(10)</sup>.

When the host system drives the two card enable pins high<sup>(11)</sup>, the Series 2 ASIC circuitry blocks system-level address and data signals from the internal devices. Additionally, latching address buffers and data transceiv-

Global Powerdown Register (Configuration Option Register)								
PCMCIA-Defined								
ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4002H	ZEROS					RP	ZEROS	
<ul style="list-style-type: none"><li>■ Reset-Powerdown places all devices into Deep-Sleep mode.</li><li>■ Write zeros to maintain PCMCIA compatibility.</li><li>■ RP = 0 after reset.</li></ul>								

Figure 5

#### NOTES:

9. The remaining fields in this register (Changed, SigChg, IOis8, Audio, Intr and Rsvd) are tied low in the Series 2 Card for PCMCIA compatibility and for simplifying software masking.

10.  $I_{CCS} = 30 \mu A$  vs.  $I_{CCSL} = 0.2 \mu A$ ; refer to 28F008SA Data Sheet. The ASICs consume  $1 \mu A$ .

11. CE1# (pin 7) and CE2# (pin 42) =  $V_{IH}$



### SAMPLE 80X86 CODE TO HANDLE RECOVERY-PERIOD TIMING

```

GLOBAL_RP EQU 4002H ;Global Reset-PowerDown Register
NOT_RP EQU 0H

MOV AX, MEM_CARD_BASE ;Load card address
MOV ES, AX
MOV DI, GLOBAL_RP ;Pointer setup

;Software assumes already in REG# mode access
MOV BYTE PTR ES:[DI], NOT_RP ;Clears RP bit

MOV CX, RECOVERY_TIME ;Based on speed of processor
FOR_A_WHILE:
LOOP FOR_A_WHILE
    
```

Figure 6. Assembly Language Code for Returning from "Deep-Sleep" Mode

ers on the host side eliminate address and data signal switching at the Series 2 Card input buffers further reducing power consumption levels. In other words, to achieve the lowest power consumption levels, these signals should not be floated or tristated.

After clearing the RP bit, the device-recovery times must be met before accessing the flash memory. As shown in Figure 6, the recovery period can be implemented using a simple software algorithm<sup>(12)</sup>.

Prior to entering the Reset-Powerdown Mode, your software must check operation status for data-writes or block-erases in progress<sup>(13)</sup>. Any operations in progress will be terminated when powering down the flash array. The 28F008SA does not maintain Status Register contents in the Reset-Powerdown Mode. Therefore, when the card returns to standby mode, all devices will report

successful status (Status Register = 80H) indicating the need for software drivers to use the reset-powerdown function intelligently.

## PERFORMANCE ENCHANCEMENT REGISTERS

### Sleep Control Register (Performance Enhancement Register)

The reset-powerdown functionality of the **Global Reset-Powerdown Register** has a global affect on all devices. In many solid-state storage applications, reading or writing files only requires access to select device pairs and the remaining devices could be kept in Deep-Sleep status until needed.

### Sleep Control Registers Performance Enhancement Register

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
411AH	RESERVED						DEVICES 18/19	DEVICES 16/17
4118H	DEVICES 14/15	DEVICES 12/13	DEVICES 10/11	DEVICES 8/9	DEVICES 6/7	DEVICES 4/5	DEVICES 2/3	DEVICES 0/1

- For reset, all devices powered up (bits = 0).
- On cards less than 20 megabytes, absent devices read as "0"s.
- Bits cleared to zero by SRESET and RESET.

Figure 7. Allows Selective Reset-Powerdown of Devices within the Series 2 Card

#### NOTE:

12. PCMCIA does not specify a maximum recovery time. Recovery times, varying for different card technologies, must be handled on a case-by-case basis.

13. Polling the individual device's Status Register, the Ready/Busy Status Register, or the RDY/BSY # bit in the Card Status Register.

28F008SA Status Register Bit Definition							
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
WSM STATUS	ERASE SUSPEND STATUS	ERASE STATUS	WRITE STATUS	VPP STATUS	RESERVED		

Figure 8. Read during Write or Erase Operations to Determine Status

The **Sleep Control Register** (Figure 7) offers this option; each bit provides power down for a specific device pair. Except for the global vs individual affect, this register functions identically to the **Global Reset-Powerdown Register**. The global reset-powerdown can be enabled while individual devices are sleeping. Disabling the global RESET-PWRDWN does not affect prior bit settings of the **Sleep Control Register**.

In many applications using the Series 2 Card, the card will be in the Standby Mode a large percentage of the time. This avoids device recovery times associated with complete socket power off or entering the Deep-Sleep Mode. In the Standby Mode, the **Sleep Control Register** offers the greatest advantage over the **Global Reset-Powerdown Register**. With the capability of controlling individual device pairs, a power savings improvement of approximately 16 times (based on typical current values) will be seen. This is derived from the following information:

- 28F008SA devices in Deep-Sleep;  $I_{CC} = 0.2 \mu A$ ,  $I_{PP} = 0.1 \mu A$ .
- 28F008SA devices in Standby;  $I_{CC} = 30 \mu A$ ,  $I_{PP} = 1 \mu A$ .
- ASICs in Standby and Sleep;  $I_{CC} = 1 \mu A$ .
- With device-pair control, unaccessed devices remain in Deep Sleep.

Although the other operating modes (read, data-write, or block-erase) also experience power savings by using the **Sleep Control Register**, the effects are not as significant relative to the higher current requirements of those modes.

When using the **Sleep Control Register**, software must account for the same device-recovery time of the global reset-powerdown method. To access files (or data) that span multiple device pairs (and experience uninterrupted access), software can perform a "look-ahead" function to determine which device pairs must be powered up.

## READY-BUSY STATUS REGISTER

### Performance Enhancement Register

The automated data-write and block-erase capability of the Intel 28F008SA FlashFile Memory results in a significant performance improvement. Furthermore, automation simplifies system-level interfacing as the user only delivers the proper command and monitors the operation's READY/BUSY status. Referring to the 28F008SA Data Sheet (or Figure 8), operation status can be obtained from the device's **Status Register** or RY/BY# pin. The device's Status Register allows software polling for ready status in addition to write and erase status. The RY/BY# pin can be used to generate an interrupt when making a busy to ready transition. Regardless of the method used for determining ready status, the Status Register should be read to determine whether an operation was successful.

In the Series 2 Card, where multiple devices are present and multiple simultaneous operations can occur, software polling each device's Status Register requires extra software and time. Furthermore, the PCMCIA interface only has one RDY/BSY# pin which obviously prevents 20 devices from hooking their individual RY/BY# out to the system. The ASICs within the card take these signals and feed them into the **BUSY# Status Register** (Figure 9). This facilitates multiple device-pair operations by allowing an analysis of all devices simultaneously. After initiating the data-write and block-erase operations, the system can switch the card to the Attribute Memory Plane to access these registers. Alternatively, each device's RY/BY# signal funnels into a single "wired or" signal that becomes the PCMCIA-RDY/BSY# pin driving an interrupt or polled through an I/O port.

When performing single device pair operations, Ready/Busy status should be accessed directly from the Status Register of the flash memory devices for the following reasons: 1) A device's Status Register must be read anyway to determine the result of an operation; 2) This saves several instructions required to switch to the Attribute Memory Plane.

**Ready-Busy Status Register**  
Performance Enhancement Register

CIS ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4134H	RESERVED				DEVICE 19	DEVICE 18	DEVICE 17	DEVICE 16
4132H	DEVICE 15	DEVICE 14	DEVICE 13	DEVICE 12	DEVICE 11	DEVICE 10	DEVICE 9	DEVICE 8
4130H	DEVICE 7	DEVICE 6	DEVICE 5	DEVICE 4	DEVICE 3	DEVICE 2	DEVICE 1	DEVICE 0

- Each bit corresponds to a device's RY/BY# signal.
- Devices not present (i.e. < 20 Megabytes) return ready status.

**Figure 9. Monitors Individual Device's RY/BY# Pins**

**Example for Monitoring Ready/Busy Status**

(Assume ES contains memory card base address)

```
RDY_BSY_STATUS EQU 4130H ;Register address
DEVICE_0 EQU 01H ;Settings in register for specific devices
DEVICE_1 EQU 02H
DEVICE_2 EQU 04H
DEVICE_3 EQU 08H
DEVICE_4 EQU 10H
DEVICE_5 EQU 20H
```

```
XOR AX, AX ;Zero AX Register
MOV DI, RDY_BSY_STATUS
```

;Insert code to start write operation in first 3 Device Pairs  
;i.e. Devices 0, 1, 2, 3, 4, 5.

```
OR AX, DEVICE_0
OR AX, DEVICE_1
OR AX, DEVICE_2
OR AX, DEVICE_3
OR AX, DEVICE_4
OR AX, DEVICE_5
```

;Assume card already in REG mode.  
TEST BYTE PTR ES:[DI], AX ;Zero flag cleared when programming  
;devices are ready.

## READY-BUSY MASK REGISTER Performance Enhancement Register

As described earlier, completion of a data-write or block-erase operation can be determined by attaching the card's RDY/BSY# pin into a system interrupt. This frees the host system to perform alternate tasks after initiating an operation. In other words, device-level automation allows Series 2 Card operations to become background tasks.

Occasions exist where the interrupt generated from a device becoming ready produces unacceptable latency times. For instance, data-write operations, completing in only 10  $\mu$ s, realize a performance penalty dealing with interrupt latencies longer than the write time itself. The data-write operations would achieve a higher level of performance by using software polling techniques<sup>(14)</sup>. On the other hand, block-erase operations typically require one second. Therefore, these opera-

tions perform well as background tasks because the interrupt latency constitutes a small fraction of the total time.

This discussion implies that the system interrupt should be disabled for data-writes and enabled for block-erases. What if an application requires simultaneous writes and erases? The Series 2 Flash Memory Card handles this situation with its Ready-Busy Mask Register (Figure 10). Setting the appropriate mask bits in the Ready-Busy Mask Register blocks the corresponding device's RY/BY# signals. With a device's mask bit set, the card's RDY/BSY# pin and Card Status Register (bit 0) always reflect a ready condition, regardless of the operation status. Figure 11 displays a conceptual mask circuit for a single device. The mask settings have no effect on the card's Ready-Busy-Status Registers (providing direct access to each device's RY/BY# output) or the Device Status Register. This allows software polling in the usual manner.

Ready-Busy Mask Register Performance Enhancement Register								
CIS ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4124H	RESERVED				DEVICE 19	DEVICE 18	DEVICE 17	DEVICE 16
4122H	DEVICE 15	DEVICE 14	DEVICE 13	DEVICE 12	DEVICE 11	DEVICE 10	DEVICE 9	DEVICE 8
4120H	DEVICE 7	DEVICE 6	DEVICE 5	DEVICE 4	DEVICE 3	DEVICE 2	DEVICE 1	DEVICE 0

1 = MASKED

Figure 10. Allows Masking of Individual Device's Ready/Busy Signals

### Selecting the Appropriate Device to Mask

Assume the register set DI:DX contains a 32-bit physical address into SERIES 2 card. Each device pair represents 2 Megabytes (i.e. 200000H).

```
MOV CL, 5 ;Load shift count
SHR DI, CL ;Result in DI is device pair number to mask.
```

;Now determine whether to mask device pair for word operations or use Bit 0 of the DX portion to determine high or low device (odd or even) for byte operations.

#### NOTE:

14. Polling the individual device's Status Register, the Ready/Busy Status Register, or the RDY/BSY# bit in the Card Status Register.






Figure 11. The Ready-Busy Mask is Very Useful for Write Optimization

## READY-BUSY MODE REGISTER

### Performance Enhancement Register

The PCMCIA specification for the Ready/Busy interface states that “the RDY/BSY# line is driven low by the memory card to indicate that the memory-card circuits are busy and unable to accept a data-transfer operation.” Contrary to the PCMCIA specification, device-level data-write and block-erase automation enables the Series 2 Card to perform multiple operations simultaneously. Using the PCMCIA-specified method of RDY/BSY# functionality for multiple device operations, the RDY/BSY# interrupt does not notify the system until all devices finish because busy devices hold the RDY/BSY# signal low, as shown in Figure 12. Multiple block erases (typical block erase time of 1 second) could present an unacceptable pushout if system software waits for the first available “clean” block to write data.

The Series 2 Card offers an alternative Ready/Busy mode (High-Performance Ready/Busy mode, alias “Levy”-mode) removing the performance impact of the PCMCIA mode. Circuitry internal to the ASIC catches every “READY-going” edge from each device. After an individual device becomes ready (Ready/Busy signal goes high), the system has the opportunity to immediately service the interrupt. System software must now toggle the CLEAR bit (bit 1) in the Ready-Busy Mode Register (Figure 14) to reactivate the Ready/Busy signal. Figure 13 demonstrates the resulting waveform.

The Series 2 Card powers up in the PCMCIA-mode. Switching into the High Performance mode requires a two step process, as shown in Figure 15. ASIC circuitry design prevents being able to write a zero to the RACK bit on the same cycle as entering the High-Performance RDY/BSY Mode. This intentional design technique eliminates the possibility of receiving a noise generated RDY/BSY# rising edge, which would trigger an unwanted interrupt.

### PCMCIA-Defined RDY/BSY # Waveform for Multiple Device Operations





Figure 12. PCMCIA-Defined RDY/BSY Waveform for Multiple-Device Operations

### High-Performance RDY/BSY # for Multiple Device Operations



#### NOTES:

1. Device 0 operation completes. RDY/BSY # generates system interrupt. A masked RY/BY # is zero. Unmasking simultaneously or after RY/BY # going high, still enables a low-to-high transition on RDY/BSY # to generate interrupt.
2. Software clears bit 1 of Ready-Busy Mode Register pulling RDY/BSY # signal low.
3. Last device operation completes. Masked RDY/BSY # signal does not generate interrupt. Software must poll to detect operation completion of masked device(s).

Figure 13. High-Performance Mode Catches Each Device Going Ready

### Ready/Busy Mode Register Performance Enhancement Register

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4140H	RESERVED						RACK	MODE

- Mode = Ready/Busy Mode  
0 = PCMCIA Mode  
1 = High-Performance Mode
- RACK = Ready Acknowledge Bit  
Clear this bit after receiving ready status to prepare for next device's ready transition
- Register defaults to PCMCIA Mode for power on or reset. In PCMCIA Mode, RACK is a Don't Care


**Figure 14. To Prevent Accidental Ready Transitions, a Three Step Sequence must be Followed to Enter High-Performance Mode**

As discussed in the previous section, the block-erase operation benefits from the interrupt capabilities of the RDY/BSY# signal. However, if your software only erases one device pair at any time, the PCMCIA-RDY/BSY# Mode will be sufficient for two reasons: 1) Both devices started simultaneously will complete the erase operation almost at the same time; 2) in 16-bit access mode, both devices of the pair must be erased before writing.

#### To block-erase in multiple devices:

1. Be sure to mask all devices (in Ready/Busy Mask Register).
2. If not already done, place the Series 2 Card in the High-Performance Mode (refer to Figure 15).
3. Issue the block-erase command sequence to the appropriate devices.

### Enabling High-Performance Ready/Busy Mode



292096-7

Prevents ready devices from triggering an unwanted rising edge, and generating an interrupt after clearing RACK bit.

Write a one (1) to the Mode bit of the RY/BY# Mode Register.

Write a zero (0) to the RACK bit of the RY/BY# Mode Register. The hardware requires this sequence to eliminate unwanted interrupts caused by signal-bounce.

**Figure 15. Entering High-Performance Mode**

4. Unmask appropriate **Ready-Busy Mask Register** bits. The circuitry catches devices with already completed erase operations with the conceptual setup shown in Figure 13. Use a RAM-based variable or register for an erase-block queue to monitor erasing devices.


The interrupt service routine (ISR) can be as simple as removing the erase block from the queue. It could also be used to notify the system that this block is free to use. Regardless of the ISR implementation, it should include the following basic procedures:

1. Set all RY/BY# masks in the **Ready-Busy Mask Register**. This prevents additional interrupts within the ISR (i.e. prevent re-entrant interrupt). Keep track of mask setup to reinstate before ISR exit.
2. Check the queue of erasing devices and read the **Ready-Busy Status Register** to determine which device completed the operation.

3. Service the erased block(s). Even though one erased block generated the interrupt, more blocks may have completed erasing at this point.
4. Clear RACK in the **Ready-Busy Mode Register**.
5. Before exiting the ISR, reset the mask. This "catches" devices that went ready during the ISR and will cause a re-entrant ISR. However, at this point in the ISR, this will not affect system or software integrity.

## WRITE-PROTECTION REGISTER

The Series 2 Card contains a PCMCIA-defined, hard-wired Card Information Structure (CIS) accessed in the Attribute Memory Plane. This data structure provides fundamental, unchanging information pertaining to the card. It includes card size, type of components, access speed, etc. Situations exist where the user needs to include custom-format information, such as card partitioning and operating system specific information.



**Figure 16. The WRITE PROTECT REGISTER Blocks Writes to the Two Sections of the Common Memory Plane**



This information can be loaded in the Common Memory CIS during card format (refer to Figure 16). Typically, after writing this information, it would rarely change. The Series 2 Card provides a means of locking this area of memory, as well as the remainder of the Common Memory array with the **Write Protection Register** (Figure 17). The **Write Protection Register** has an advantage over the mechanical write protect switch in that it allows software to control user write access to the card's data (the mechanical switch can be easily switched off enabling card writes). For example, a pen-based system may use this feature to protect its read-only operating system stored within the Series 2 Card.

The **CIS Write Protect Bit (CISWP, bit 0)** prevents writes to the Common Memory CIS blocks. When software determines that this block of memory contains valid, *custom-format* information (contains PCMCIA tuple data structure), the **CISWP Bit** could be set to prevent accidental data corruption by another application. Note that if an End-User format utility is provided, this software must be careful not to destroy the custom format information which could be accessed if the **CISWP Bit** was deactivated. The **Common Memory Write Protect Bit (CMWP, bit 1)** prevents writes to the remainder of the Common Memory Plane (i.e. minus the Common Memory CIS blocks). To "software"-write-protect the *entire* Common Memory Plane, both bits must be set.

Write Protection Register Performance Enhancement Register								
ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4104H	RESERVED						CMWP	CISWP

■ CISWP = Common Memory CIS Write Protect  
 ■ CMWP = Common Memory Write Protect  
 ■ "1" = Write Protected

Figure 17. Provides a Software Implementation of the Write Protect Switch

## CARD STATUS REGISTER

### Performance Enhancement Register

This (Read-Only) register provides quick access to generalized conditions within the Series 2 Card (Figure 18). It provides a shorthand method for checking the following functions:

- Ready/Busy Status
- Ready/Busy Masking
- Deep-Sleep Modes
- Setting of Mechanical Write-Protect Switch
- Software Write Protect Status
- Soft Reset Status

Where the **RY/BY# Bit (bit 0, Card Status Register)** displays the operation status of the cumulative devices within the card, the **Ready-Busy Status Registers** reflects the status of each individual device. Bit 0 (**RDY/BSY#**) mirrors the card's **RDY/BSY# (Ready/Busy)** output pin, also reflecting any Ready/Busy masking conditions. Two circumstances warrant the use of this bit: 1) When the hardware interrupt triggered by the **RDY/BSY#** pin produces an unacceptably long latency period, this bit should be software polled instead to increase performance; 2) When multiple devices have data-write/block-erase operations in progress, reading this cumulative Ready/Busy status will be quicker than reading multiple status registers within each device. However, when the application requires immediate access to each device as it finishes an operation, individual **Device Status Registers** or the card's **Ready-Busy Status Register** must be used.

### Card Status Register Performance Enhancement Register

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4100H	ADM	ADS	SRESET	CMWP	PWRDWN	CISWP	WP	RDY/BSY#

- RDY/BSY# = Reflects PCMCIA interface RDY/BSY# pin, 0 = busy
- WP = Mechanical Write Protect Switch, 0 = off
- CISWP = Common Memory CIS Write Protect, 0 = off
- RP = Reset-Powerdown Reflects RP in Global Reset-Power Down Reg, 1 = Power Off
- CMWP = Common Mode Write Protect, 0 = Off
- SRESET = Soft Reset Reflects SRESET in SOFT RESET Reg, 1 = Soft Reset
- ADS = Any Device Pair Powered Down, OR'd Condition of Sleep Control Reg, 1 = Power Off
- ADM = Any Device Masked, OR'd Condition of Ready-Busy Mask Reg, 1 = Masked

**Figure 18. Provides Generalized Card and Device Information**

Bit 1 reflects the card's mechanical switch position (1 = Write Protected). This switch disables any writes to the card. Two software strategies can be implemented for this bit: 1) Assume the card's Write-Protect switch is off. Attempt to write to the card and only check the Write-Protect status if the data-write fails (which it will if the switch is on); 2) Check the switch first to avoid the possibility of failing a data-write. The choice depends on the application.

Bits 2 (CISWP = Common Memory CIS) and 4 (CMWP = Common Memory Write Protect) are direct (Read Only) inputs from the **Write-Protect Register**. These bits should be checked in a manner similar to that for Bit 1 (WP). For more detail refer to the **Write-Protection Register** section.

The RP Bit (bit 3) provides a (Read Only) version of the RP Bit in the **Global Reset-Powerdown Register** (1 = RP). Only the Attribute Memory Plane is available with the Reset-Powerdown feature enabled, allowing access to the **Component Management Registers**.

The SRESET Bit (bit 5) provides a (Read-Only) version of the SRESET Bit in the **Soft Reset Register** (1 = Locked in soft reset state).

## SUMMARY

The Series 2 Flash Memory Card delivers the hardware capabilities required for implementing a solid-state storage device. Software engineers will find the features of this card both flexible and powerful when coupled with flash-optimized filing systems, such as Flash File System from Microsoft. This application note has discussed the various methods of using the **Component Management Registers** to facilitate designs incorporating the SERIES 2 card.

- PCMCIA-Defined Registers provide generalized assistance for memory card interfacing.
- Performance Enhancement Registers boost software control over the card's internal flash memory devices.

## GLOSSARY

**Attribute Plane:** Memory plane within the card selected by pulling the REG# pin low. This random access memory contains the CIS and Component Management Registers.

**Block-Erase:** Erasing sections of a single flash memory device.

**Bulk-Erase:** Erasing the entire flash device simultaneously.

**Common Memory:** The memory card's main memory array.

**Common Memory-Card Information Structure:** The first block pair of the first device pair. Useful for storing custom format information, such as partitioning of the card.

**Component Management Registers (CMR):** Memory-mapped I/O registers used to control device-level functions.

**Deep-Sleep Mode:** A special very low power mode useful for saving power when not accessing the flash memory components.

**Device-Pair:** Arrangement of the 8-bit 28F008SA devices in the SERIES 2 card in a word-wide manner.

**Hardwired Card Information Structure (CIS):** Embedded into the Attribute Memory Plane to describe

non-changing information about the SERIES 2 Card (i.e. density, speed).

**Personal Computer Memory Card International Association (PCMCIA):** The organization formed to promote interchangeability of IC cards by providing a standardized mechanical, electrical and metaformat interface.

**Performance Enhancement Registers:** Memory-Mapped I/O registers included by Intel in the Series 2 Card to boost performance by providing software control of the internal 28F008SA functions.

**Ready/Busy:** Indicator used to determine when a data-write or block-erase operation has completed. Symbolized by RY/BY# for the 28F008SA and RSY/BSY# at the Series 2 Card interface.

**Status Register:** A register internal to a 28F008SA FlashFile™ Memory device used to determine write and erase operation status.

## RELATED DOCUMENTS

28F008SA, 8 Megabit, FlashFile™ Memory Data Sheet

Series 2 Flash Memory Card Data Sheet  
82365SL, PC Card Interface Controller Data Sheet  
PCMCIA PC Card Standard Release 2.0



**AB-56**

## **APPLICATION BRIEF**

# **Preparing for the Next Generation Intel Flash Memory Card**

**MARKUS LEVY**  
**SENIOR TECHNICAL MARKETING ENGINEER**

**October 1993**



# Preparing for the Next Generation Intel Flash Memory Card

CONTENTS	PAGE
STANDARDIZATION .....	6-214
SOFTWARE DRIVERS FOR FLASH CARDS .....	6-214
Flash Card Driver Functions .....	6-216
Interfacing to the Flash Card Driver .....	6-216
Installing the Flash Card Drivers .....	6-217

CONTENTS	PAGE
WHY SUPPORT NEW CARDS? .....	6-217
THE DIFFERENCE BETWEEN UPGRADABILITY AND COMPATIBILITY .....	6-217
Device Boundaries .....	6-218
Device ID .....	6-219
SUMMARY .....	6-219



Figure 1. Any PCMCIA-Compatible PC Card Plugs into Any PCMCIA Socket

## STANDARDIZATION


*What single word explains both the advantage and disadvantage of a PCMCIA socket? Standardization!*

A customer buys a computer system with a PCMCIA slot and expects to be able to plug any 68-pin PCMCIA-compatible PC card into that slot. Sure, the form factor allows it to fit. The electrical signals even match up, so there's no concern about damaging the IC card (or computer system). The surprise comes when that customer discovers that the system doesn't contain the software drivers that support his newly purchased card. Flash memory, modems, faxes, and LAN cards, to name but a few, all require some type of software driver to operate. For example, a flash file system that fits into the PCMCIA software model can easily support new flash memory cards by using a Memory Technology Driver (generically referred to as a flash card driver).

This application brief explains the benefits and fundamental techniques for building in the upgrade capability required for new flash memory cards.

## SOFTWARE DRIVERS FOR FLASH CARDS

From a read standpoint, all of Intel's flash memory cards (Series 1, Series 2, and even future generations of cards) have similar functionality. They don't require any special algorithms to read from them. However, these cards do have very distinct differences, especially from a write and erase standpoint. For example, the Series 1 cards require manual algorithms versus the automated algorithms of Series 2 cards (Figure 2). But don't be fooled, this situation is not restricted to Intel alone. Flash memory writing and erase algorithms will differ significantly depending on the card manufacturer, the included options, and the type of flash memory devices in the card.



**Figure 1. Any PCMCIA-Compatible PC Card Plugs into Any PCMCIA Socket**

Using a monolithic software model as shown in Figure 3 (one approach for integrating Microsoft's Flash File System), the low-level driver, CARDDRV.EXE, contains all the code for interfacing the flash file system to the socket adapter hardware and flash memory cards. Specifically, it includes the write and erase algorithms for Intel's Series 1 and Series 2 Flash Memory Cards. After installing this monolithic piece of software in the computer system, any unsupported flash memory card could probably be read, but attempts to write or erase would probably not work, for one reason or another.

Using the "monolithic" model, including support for additional cards obviously requires a code modification to incorporate the new software algorithms. But if the system was already in the field, it would be most difficult to upgrade the software for each additional card on the market.

What if the new flash memory card algorithms could be "hooked" into the file system software without having to make any modifications? What if the new flash card algorithms could be installed automatically when the new card was inserted into the socket? This concept provides the foundation behind a flash card driver.





Figure 2. Depending on the Card, Write and Erase Algorithms Can Differ Significantly



**Figure 3. The Original File System Approach Required Modifications for Every New Card and System**

### Flash Card Driver Functions

As shown in the PCMCIA software model below (Figure 4), the flash card driver (referred to as Memory Technology Driver or MTD) plays an integral role. The purposes behind the flash card driver include:

- Isolation of the software required to monitor and control a specific flash memory card.
- Increasing system performance by specifically optimizing software algorithms for flash memory cards.
- Reducing system memory requirements by eliminating software necessary to support other memory card types. In other words, the only driver that needs to be present is the one that supports the card currently installed in the PCMCIA slot.

Fundamentally, the flash card driver manages 4 types of operations to work in association with a flash file system:


- **Read**—Transfers the byte(s) specified from a PC memory card to a buffer.
- **Write**—Transfers the byte(s) specified from a buffer to a PC memory card.

- **Copy**—Transfers the specified data from one location to another within the same PC memory card, as seen when doing block-to-block transfer during flash file system cleanup.
- **Erase**—Restores all of the bytes in the specified block to their erased state.

### Interfacing to the Flash Card Driver

In a PCMCIA-compatible implementation (Figure 4), Card Services interfaces between a flash file system and the Memory Technology Driver. The file system calls upon Card Services whenever it needs to perform one of the operations listed above. Card Services, in turn, calls upon the MTD.

Most computer systems will ship with some level of software support built into the box. For example, to support Intel's Series 2 Flash Memory Card, a PC system would ship with Microsoft's Flash File System, CARDDR.V.EXE (a low-level block device driver), Socket Services, and Card Services. The algorithms that write and erase this particular memory card would be included within this original software package.



**Figure 4. The Flash File System Indirectly Calls the MTD through Card Services**



## Installing the Flash Card Drivers

When Intel's next generation flash memory card becomes available, a new flash card driver must be integrated into the system. How that happens will depend on the system's memory-storage architecture, as depicted in Table 1.


**Table 1. System Memory Storage Architectures**

Case	Hard Drive	Floppy Drive	Flash Disk	ROM Disk
1	No	No	No	Yes
2	No	No	Yes	No
3	Yes	External	Don't Care	Don't Care
4	Yes	Yes	Don't Care	Don't Care

The new driver can be installed into the system in several ways:

- Download the new driver from a bulletin board
- Use a cable transfer utility
- Floppy disk
- Flash memory card

From the customer's perspective, the flash card driver on the card provides the most automatic solution. It delivers the most convenient approach, especially if it is automatically pulled off the card without user intervention. The mechanism to accomplish this could proceed as shown in Figure 5:



**Figure 5. A Flash Card Driver Can Be Pulled from the Card without User Intervention**

- After interpreting the Card Information Structure (CIS) to identify card and discovering an unsupported card type (i.e., specific flash card driver not built into system), the file system realizes that it needs a new driver.

- A special loader utility can read the flash card driver from the card (hopefully it will have one).
- A system described as Case 1 in Table 1 cannot permanently store the new driver because it is ROM-based. After pulling the flash card driver from the card, it must be loaded into system RAM while being used (i.e., until that card is removed). The other system cases have more flexibility because the new driver can be installed in flash or on disk. However the most practical solution calls for putting the driver on the card and leaving it there, where it is automatically pulled off upon insertion into the socket.

## WHY SUPPORT NEW CARDS?

What motivation do OEMs have to include support for flash card drivers and hence, new flash memory cards? Intel's next generation flash memory cards will provide much higher performance, densities greater than 40 Megabytes, and increased functionality. The generation after that will deliver even more technical advancements. Using these new cards will make a computer system more desirable, ultimately producing a competitive advantage. The ability to support new cards via the flash card driver method has the following benefits:

- The OEM has a financial opportunity by selling these cards as retail products.
- A system can accommodate any card already available on the market.
- An infinite number of drivers do not have to reside in the system at the same time.

## THE DIFFERENCE BETWEEN UPGRADABILITY AND COMPATIBILITY


Upgradability allows a system to take advantage of new capabilities; compatibility only allows basic functionality. At a minimum, compatibility implies that when trying to use a new flash memory card (i.e., not already supported within the system) the system will not lock up. Some OEMs may only desire to ship a computer that supports one and only one type of flash memory card. This system would not possess an upgrade path to any additional flash memory cards.

This brings up the question of whether new flash memory cards will even be compatible when plugged into this type of system. For the most part, the answer to this question will be "NO". Intel has taken great efforts to allow the Series 2 and next generation flash memory cards to be compatible, at least from the write/erase algorithm perspective. However some fundamental concepts must be considered:

## Device Boundaries

Assuming the block sizes remain the same, higher density flash devices (8 Mbit versus 16 Mbit) implies more blocks per device. This changes the device boundaries *which only becomes an issue when performing multiple operations per card* (Figure 6). For example, assume 2

simultaneous block erases in a Series 2 card (occurring in 2 separate devices). By virtue of the differences in device sizes, these same 2 operations in the next generation card could be within the same device. The negative impact behind this depends on the specifics of the system's software, but at the very least, it would prevent the second operation.



**Figure 6. The 28F008SA and 28F016SA Have Different Device Boundaries**

## Device ID

Any new devices within a flash memory card will possess a new device ID. For example, the 8-Mbit devices in Series 2 Cards have an ID value of A2H, and the 16-Mbit will have a value of A0H. System software generally incorporates some type of lookup table to match these values and determine the proper algorithms to use. However, every system should also have a method for handling unrecognized values, which at the very least should be a "graceful" rejection. These values can be obtained from either the card's CIS or directly from the flash memory device (Intelligent Identifier).

## SUMMARY

The PCMCIA socket enables a computer system to support an unlimited number of capabilities simply by removing one IC card and inserting another. These cards ranging from modems to flash memory, require

some form of system software support. From a flash memory card perspective, software drivers perform the various read/write/copy/erase algorithms. These drivers can accommodate two levels of functionality:

**Compatibility**—As a minimum, flash card drivers should support the basic write and erase algorithms required by a flash memory card. The word compatibility implies that this software allows new flash memory cards to work without failing and nothing more.

**Upgradability**—As Intel's flash memory technology evolves and improves, new cards will require flash card drivers that optimize their functionality. From an end-user perspective, the simplest way to integrate these new drivers is to automatically install them from the flash memory cards. This implies that OEMs must be developing mechanisms to "hook" these drivers.

Be compatible for basic functionality. Upgrade to take advantage of the future!!!

intel®

some form of system software support. From a flash memory card perspective, software drivers perform the various read/write/copy/erase algorithms. These drivers can accommodate two levels of functionality.

**Compatibility:** As a minimum, flash card drivers should support the basic write and read algorithms required by a flash memory card. The word compatibility implies that this software allows new flash memory cards to work without failing and without more.

**Upgradability:** As Intel's flash memory technology evolves and improves, new cards will require flash card drivers that optimize their functionality. Even an end-user can upgrade the simplest way to integrate these new cards into the system is to upgrade the drivers. Other must be

# Intel FlashFile™ Memory The Key to Diskless Mobile PCs

JANET WOODWORTH  
MEMORY COMPONENTS DIVISION

November 1992



## INTRODUCTION

As the PC evolves into what is truly a "personal" computer—one that can be held in your hand—a completely different system memory architecture will emerge. Step aside ROM, DRAM, floppy disk, and hard disk; Intel's FlashFile™ memory is here. FlashFile memory will finally make it possible to build a thin, 2-pound notebook computer that runs for many hours on a few AA batteries. But before these mobile PCs are built, designers must learn some new ways to configure system memory.

In April 1992, Intel introduced a new flash memory architecture with a combination of functionality and price that redefines mobile computing. This new architecture, when implemented in new system memory configurations, enables nonvolatile executable system memory and removable file and program storage. Intel's new flash architecture lets designers create a portfolio of products that will clearly differentiate them from their competition.

## WHY A NEW MEMORY ARCHITECTURE?

The ideal memory system is:

- Dense (stores lots of code and data in a small amount of space and weighs very little)
- Fast (lets you read and write data quickly)
- Inexpensive (low cost per megabyte)
- Nonvolatile (data remains when power is removed)
- Power Conscious (prolongs battery life and reduces heat)
- Reliable (retains data when exposed to extreme temperature and mechanical shock)

Since PCs were introduced over 10 years ago, designers have grappled with how to construct memory systems that offer all these attributes. They have wisely elected to use to optimum combination of solid-state memory and magnetic storage, i.e., DRAMs plus magnetic hard disks. DRAMs are dense and inexpensive, yet slower than the processors they serve, and they are volatile. SRAMs are used in caching schemes to compensate for DRAM's slowness. While SRAMs keep pace with today's high-performance microprocessors, they are not as dense as DRAM, are inherently more expensive, and volatile. Magnetic hard disks are very dense, inexpensive on a cost-per-megabyte basis, and nonvolatile, but they are painfully slow, power hungry and subject to damage from physical shock.

## ENTER FLASH MEMORY

Because Intel's ETOX™ III flash memory cell is 30-percent smaller than equivalent DRAM cells, the company expects it to track DRAM density closely. Intel's new 28F008SA FlashFile Memory can store 8 megabits, or one megabyte, of data today. Flash memory is more scalable than DRAM due to its simple cell structure, so as DRAM technology shrinks towards 0.25 microns and 64 megabits, flash will pace and ultimately overtake DRAM's technology treadmill. In fact, expect to see 256-Mbit flash memory by the end of the '90s.

## FLASH MEMORY IS FAST

Don't be misled by technology-to-technology speed comparisons. Designing your system memory around flash will break the code/data bottleneck created by connecting a mechanical memory such as disks to a high-performance electronic system. For instance, data seek time for a 1.8" magnetic hard disk is 20 ms, plus an 8 ms average rotational delay, while flash is less than 0.1 ms. At the chip level, current read speeds for flash are about 90 ns. Thus, downloading from flash to system RAM or directly executing from flash will dramatically enhance system speed.

## FLASH MEMORY IS INEXPENSIVE

At the 8-Mbit density, Intel flash pricing matches DRAM and Intel expects to continue decreasing price as both densities and volumes increase.

## FLASH IS NONVOLATILE

Unlike SRAM or pseudo-SRAM (SRAM with built-in battery), flash needs no battery backup. Further, Intel's flash devices retain data typically for over 100 years, well beyond the useful lifetime of even the most advanced computer.

## FLASH IS POWER CONSCIOUS

FlashFile Memory in a hard-disk drive configuration consumes less than one two-hundredth the average power of a comparable magnetic disk drive based on the typical user model. At the chip level, the 28F008SA has a DEEP POWERDOWN mode that reduces power consumption to less than 0.2  $\mu$ A.

## FLASH IS RUGGED AND RELIABLE

On average, today's hard-disk drives can withstand up to 10 Gs of operating shock; Intel FlashFile memory can withstand as much as 1000 Gs. FlashFile compo-

nents can operate at up to 70°C while magnetic drives are limited to 55°C. Intel FlashFile memory can be cycled 100,000 times per block or segment. By employing wear-leveling techniques, a 20-Mbyte flash array can provide over 30 million hours before failure.

### WHY NOW?

Flash memory is not a new technology. Intel has been the flash technology and market leader since 1988. Then why hasn't flash taken the mobile PC market by storm yet? Why now?

One reason that 1992 is the pivotal year for flash-based systems is the sharply increased demand for highly mobile computers. The other reason is that a number of key capabilities, in development for some time, reached maturity together.

### 1. Intel Introduces FlashFile™ Memory

MS-DOS\*, the ubiquitous operating system for PCs, was developed specifically to optimize the sectoring scheme inherent to disk technology. Intel's first generation "bulk-erase" flash required that all of the chip be erased before data could be re-written: a natural fit for updatable firmware and data acquisition, but not for data file storage or disk emulation. Intel FlashFile memory, based on a block-erase architecture, divides the flash memory space into segments that are somewhat analogous to the zones recognized by MS-DOS. For instance, the Intel 28F008SA contains sixteen identical, individually-erasable, 64-Kbyte blocks. This organization has been carefully optimized to maximize cycling capability while preserving the smallest granularity possible. The ability to segment block memory into individual segments allows disk-like data-file storage.

### 2. Standardization of Delivery System and Interface

Thanks to work by the Personal Computer Memory Card International Association (PCMCIA), and the Japanese Electronics Industry Development Association (JEIDA), there is now an internationally recognized standard for memory cards. PCMCIA cards are the size of a business card but about four times as thick. Intel is widely promulgating its Exchangeable Card Architecture (ExCA™), a hardware and software implementation of the PCMCIA system interface. When used with the proper BIOS, ExCA/PCMCIA-compatible cards will be completely interchangeable between systems and vendors, and can be equated to solid-state floppy disks, albeit with many advantages.



Flash-based solid-state disks, intended to replace magnetic hard disks in certain applications, with IDE interfaces will be "plug compatible" with existing systems that are already designed with IDE magnetic drives in mind.

### 3. Flash File System

Intel has worked very closely with Microsoft\* to implement a DOS flash memory extension called Flash File System (FFS) that transparently handles swapping of data between flash blocks, much as DOS now handles swaps between disk sectors. With Flash File System, the user inputs a DOS command and doesn't need to think about whether a magnetic disk or a flash memory is being used. Flash File System employs wear leveling algorithms that prevent any block from being cycled excessively, thus ensuring millions of hours of use across multiple chips.

### 4. Off-the-Shelf Hardware Interface

The introduction of the Intel 82365SL PC Card Interface Controller provides a ready-made interface between the PC's ISA bus and up to two PCMCIA sockets. It is a key component for memory and I/O card implementations since the designer is relieved from building the interface from scratch.

### 5. Cost Reductions

Magnetic drives do not scale well; that is, it becomes increasingly difficult to improve or even retain density as platter size shrinks. Thus, every reduction in drive size requires complete retooling and costly learning. Also, the complex controller circuitry provides a price floor under which magnetic drives cannot drop. Since flash is scalable, at some point in the near future, small magnetic drives are likely to become more expensive per megabyte than flash cards and are certain to have less capacity. But even today, the value of a particular memory technology is a result of more than just dollars per megabyte.

Notes market analysis expert Dataquest:

"The question is, 'Can you put a floppy disk drive in a palmtop PC to take advantage of the cost disparity (between disk and flash)?' The answer is, 'No.' There is not enough power (or space). The issue then, is not cost. Here, the removable storage medium dictates the product's capabilities and its success or failure in the marketplace. Without a memory card, a palmtop is nothing more than an electronic organizer. It is the memory card that transforms a palmtop into a full-fledged personal computer." ... Nick Samaras, SAMS Newsletter.

All of the aforementioned features, Intel FlashFile memory's block-erase architecture, PCMCIA standards, ExCA, Flash File System, 82365SL ISA-PCMCIA interface controller and reduced costs, are deliverables ... now. And not a moment too soon based on the tremendous market opportunity created by the increasing demand for truly mobile computers. Dataquest predicts that the worldwide sale of portable PCs will increase from six million units in 1992 to nearly 30 million units in 1995. While laptop PCs are only expected to increase by about two million units, notebooks, pen-based, and handheld PCs will increase from three million units in 1992 to nearly 25 million in 1995, an eight-fold increase. This extraordinary growth will be greatly assisted by FlashFile memory.

### ENABLING THE TRULY MOBILE COMPUTER

In the world of the desktop PC, DRAM is used for executable code storage and data manipulation. Since DRAM is volatile, if power is lost, both programs and data are lost, hence the need for a nonvolatile magnetic hard disk. With the addition of the hard disk, programs and data are stored on the hard disk and swapped in and out of DRAM as needed. Some part of the DRAM is reserved for use as a register to store temporary results during compute-intensive operations. Today's PCs are typically configured with 4 megabytes of DRAM and at least a 40-Mbyte disk.

FlashFile memory fully supports this system configuration when used simply as a magnetic drive replacement. Instructions and data are still swapped to DRAM but at a much faster rate. Plus, execution speed can be enhanced if the DRAM is replaced with SRAM.

In the solid-state computer, the "DRAM + magnetic hard drive" are replaced by a "flash memory + SRAM". The key to this architecture is the ability to eXecute-InPlace (XIP). Program instructions stored in the flash memory are read directly by the processor. Results are written directly to the flash memory. Compute-intensive operations that require the fastest memory and byte-alterability use high-speed SRAM or pseudo SRAM. Most of what we now think of as the "DRAM" is replaced by low-cost flash and only a relatively small part of the DRAM is replaced by SRAM.

The flash memory space is made even more storage-efficient through the use of compression techniques which offer at least 2:1 compression. For example, one 20-Mbyte flash card that uses 2:1 compression offers the same storage as a 40-Mbyte hard disk!

The advantages of a flash-based computer include:

- Blazingly fast speed
- Instant-on and instant-resume
- Ultra-light PC (2-4 lbs.)
- Very secure data retention
- Flexible firmware

As you can see, by changing the system memory architecture to a flash-based one, designers will be able to build a new generation of PCs that meets the needs of the computer user of both today and tomorrow.

Progress has been made toward implementing this approach with the introduction of Hewlett-Packard's successful HP95LX DOS-compatible palmtop. MS-DOS and Lotus 1-2-3\* are stored in ROM. Internally, pseudo-static RAM is used, and a PCMCIA memory socket is provided. Lotus 1-2-3 was re-written to allow ROM-based storage so it could execute in place. Other ROM-executable versions of popular operating systems are expected to be available shortly.

### DESIGNING YOUR SYSTEM WITH FLASHFILE MEMORY

Details of the three Intel flash applications and implementations—flash cards, silicon disks, and Resident Flash Array (RFA)—are presented below.

#### APPLICATION NUMBER 1: MEMORY CARDS

Memory cards are the most rugged and reliable of the removable memory media. A card can be slipped into a shirt pocket and moved from location to location. With high-density flash cards, you can download files from the desktop and use the card in your notebook or palmtop.



Memory cards have been around for some time. The first cards to be introduced were ROM-only cards used in video games and pocket organizers. These were produced in various formats prior to the formation of PCMCIA and JEIDA. Later cards included battery-backed SRAM and EEPROM. Neither became very popular due to their high cost of \$500–\$600 per megabyte and limited capacity. Flash cards overcome the cost barrier and they are certain to be multiply sourced, assuring availability and competitive pricing. A 20-Mbyte flash card has three times the real storage density of a 20-Mbyte 1.8" magnetic drive ( $0.95 \text{ Mbyte/cm}^3$  vs  $0.34 \text{ Mbyte/cm}^3$ ) and it has 10 times the weight density ( $2 \text{ Mbyte/gm}$  vs  $0.21 \text{ Mbyte/gm}$ ). The PCMCIA has complete industry support, and enhanced versions, such as PCMCIA Version 2.0, are designed to be backward-compatible with earlier versions.

As part of its flash product family, Intel's new Series 2 memory cards are the first to utilize chips processed on its 0.8-micron flash technology. Storing up to 20 megabytes, these cards are designated Series 2 to differentiate them from the earlier bulk-erase flash cards. The cards consist of 4 to 20, 28F008SA TSOP FlashFile memory devices. Each 28F008SA contains 16 distinct, individually-erasable, 64-Kbyte blocks. Therefore, each card contains from 64 to 320 blocks.

With the release of PCMCIA Version 2.0 in September of 1991, the PCMCIA-compatible field grew somewhat larger. The PCMCIA interface grew from memory-only to one that supports many types of I/O devices. Intel's system-level implementation of PCMCIA 2.0, called ExCA, ensures that if there are two ExCA sockets available, one can be used for a flash memory card and one for a modem; and the cards may be interchanged.

How difficult is it to design-in an ExCA socket? Not very. Intel's open ExCA specification details the system implementation. Other than the physical incorporation of the socket and card, the only required hardware is an ISA-to-PCMCIA interface such as Intel's 82365SL chip, and an ExCA compliant BIOS from vendors like



SystemSoft, Award and Phoenix. You'll also need a flash file management system like Microsoft's Flash File System. Intel's block-erase architecture, along with the DOS Filing System and ExCA BIOS, makes it easy to incorporate ExCA features. In addition, ExCA-compliant systems will allow system-to-system interoperability much like floppy disks.

## APPLICATION NUMBER 2: FLASH-BASED SOLID STATE DISK

The implementation of block-erase flash as a "solid-state disk" (SSD) is something of a misnomer. It is not a disk at all, rather a flash module that has the same form, fit and function as a 2.5" or smaller magnetic drive.

A flash-based SSD implementation is the most direct route to adapting flash to an existing design. A built-in IDE interface would make it plug-compatible. But what a difference a silicon disk will make! A 1.8" drive typically uses one watt-hour/hour while a silicon disk uses as little as 0.035 watt-hour/hour. This kind of power savings makes it possible to reduce battery size and weight considerably. Or, consider reliability. We've already discussed differences in susceptibility to shock and temperature extremes. In addition, an SSD theoretically has a mean-time-between-failure (MTBF) of 250,000 hours, compared to 100,000 hours for the magnetic drive.

With all these advantages, when should you use memory cards and when is use of a flash-based SSD preferable?

First and foremost, the SSD is considered to be installable while memory cards are removable and transportable. In other words, the SSD is meant to be installed and then left alone, while memory cards are designed for constant removal and reinsertion. In operation, the only change a user would notice in a notebook computer equipped with a flash-based SSD is that access speed is unprecedented.



The flash-based solid-state drive is one very good way to get to market early with flash technology. In February 1992, Conner Peripherals, Inc., and Intel announced the signing of a joint product and technology development contract focused on designing and bringing to market proprietary FlashFile memory-based SSD storage products.

Incidentally, manufacturers of magnetic drives are starting to take notice. In a manner much like the tail wagging the dog, 1.8" magnetic hard disks with PCMCIA interfaces are currently being developed.

### APPLICATION NUMBER 3: RESIDENT FLASH ARRAY

The one approach that offers totally new capabilities is the Resident Flash Array (RFA). This is an arrangement of from 8 to 20, 8-Mbit FlashFile memories. In the long term, it replaces some of the motherboard's DRAM. This is the approach that is applicable to all levels of PC, from desktop to palmtop. For near-term applications, however, RFA is an ideal way of making code or ROM-executable operating systems such as DOS or Windows\* updatable to protect the end-user's software investment. Also, when used as a resident ap-

plication program and data-file storage medium on the local memory bus, RFA provides a high-performance, low-power solution.

The Resident Flash Array provides the highest possible performance of any option, especially since the processor can be closely coupled to it; and hence, would not be encumbered by IDE or PCMCIA interfaces, or even the ISA bus itself. The flash memory and the processor will sit side-by-side.

The proliferation of flash memory card-based systems will accelerate the process of converting disk-oriented applications to a flash-executable orientation. Those manufacturers who elect to be early adopters of Intel FlashFile memory will be able to develop a new generation of PC—the truly "personal" computer you can hold in your hand.

#### NOTE:

ETOX, ExCA and FlashFile are trademarks of Intel Corporation.

\*Microsoft and MS-DOS are registered trademarks; Windows is a trademark of Microsoft Corporation.

\*Lotus and 1-2-3 are registered trademarks of Lotus Development Corporation.

# Intel ExCA™ Hardware Developer's Kit

## Product Brief

**Kit Contents** ■ 1 PC-AT\* Add-in Board with 2 PCMCIA sockets

■ ExCA Hardware Developer's Kit User's Guide


■ Technical documentation describing Intel's Series 2 Flash Memory Card and FlashFile™ Components

■ A copy of Intel's ExCA Specification

■ An evaluation copy of Microsoft's\* Flash File System Software

■ iCardrv1.exe — Intel's Low Level Driver Software

■ 82365SL Diagnostic Software



*Intel's ExCA™ Hardware Developer's Kit provides the mobile computer designer with the hardware, software and system interface to evaluate the benefits of Intel's Series 1 and Series 2 Flash Memory Cards. This kit will allow your design to be flash card ready, completing the evaluation, using your Series 1 or Series 2 cards. An ExCA add-in board in an IBM PC-AT\* desktop PC using MS-DOS\* serves as the development platform.*

*Intel's ExCA Hardware Developer's Kit product number for ordering is EXCAHWBDD*

### Kit Description

A PC-AT add-in board based on ExCA hardware, two PCMCIA slots, Microsoft's Flash File System and associated Flash driver, diagnostic software and Intel's ExCA Specification, provides a hands-on evaluation/development tool for flash ready mobile computer designs.

The Kit User's Guide provides hardware and software installation instructions and advice on how to maximize kit usage.

This kit will enable systems designers to:

1. Familiarize yourself with Intel's Exchangeable Card Architecture
2. Use your Series 1 and Series 2 cards in a PC-AT system.
3. Plan your next mobile computer design to be Intel Series 1 or Series 2 Flash Card ready.

The ExCA Developer's Board will accept software upgrades that allow the integration of future Intel Flash Memory Cards as they become available.

ExCA and FlashFile are trademarks of Intel Corporation  
\* Other brands and names are the property of their respective owners.  
Order Number: 297293-002

**intel.**

---

# Flash ATA Drives

---

7







## Flash Drive iFD005P2SA/iFD010P2SA

- PCMCIA-ATA Type-2 PC Card
- 10 mW Idle, Standby, and Sleep Power
- 5 MB/s Interface Transfer Rate
- 1000G Shock
- Four PCMCIA-ATA Modes
- IDE-ATA Mode
- Absolutely Silent
- Compatible with Standard Data Compression Utilities
- 5 and 10-Mbyte versions
- Embedded Flash Memory Cycle Management
- Weighs only 1 oz. (29 gms)
- Nonvolatile; No Batteries Required
- Single +5 Volt Supply
- 32-Kbyte Buffer
- Uses FlashFile™ Architecture  
ETOX™ III 0.8μ Flash Memory  
Technology



ETOX and FlashFile are trademarks of Intel Corporation.

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these Intel devices.

© INTEL CORPORATION, 1993

October 1993

Order Number: 290492-001

## INTRODUCTION

Intel's Flash Drive brings FlashFile™ memory's mass storage advantages to PCMCIA-ATA and IDE-ATA-equipped mobile computers. These nonvolatile storage products provide performance, ruggedness, reliability, silent operation, and extended battery life that these systems need.

In default mode, the flash drive operates in **PCMCIA-ATA** compliant sockets. It conforms to PCMCIA PC Card standard 2.01, or higher (with ATA version 1.01 or higher hardware and software).

Its **IDE-ATA auto-detect mode** allows it to operate in standard IDE hardware- and BIOS-equipped systems (with 68-pin connector). It uses the industry-standard ATA command set so no software drivers are required.

**PCMCIA and ATA power management** commands are supported. In addition, **automatic power management** reduces power without system intervention. Its instant-on capability allows it to enter a power-down mode when not active; this reduces power to less than 10 mW.

Its proprietary energy-saving modes can double system battery life. Unlike disk drives that consume substantial disk-spinning and head-positioning power, the flash drive's solid state circuitry uses power only when managing and transferring data.

Spinup, seeks, and rotational latency, which substantially degrade hard disk drive performance, are virtually non-existent in the flash drive. This, coupled with 5-MB/sec interface and 8-MB/sec read-media transfer rates, makes it the **highest performance ATA drive available**.

The PCMCIA Type-2 profile maintains interface compatibility with Type-3 1.8" PCMCIA- and IDE-ATA magnetic hard disk drives; at only **half the thickness and half the weight**. And, its **solid-state construction, embedded flash memory management, 1000G shock specification, built-in ECC, and flash memory's inherent reliability** provide maximum data integrity.




Figure 1. The Flash Drive's Block Diagram



## Flash Drive iFD005P2SA/iFD010P2SA

### SPECIFICATION SUMMARY

#### Capacity (CHS Auto-Translate)

Formatted	Bytes (cylinders, heads, sectors)
iFD005, 5M	5,242,880 (160, 2, 32)
iFD010, 10M	10,485,760 (320, 2, 32)

#### Environmental

Temperature	
Operating	0°C to 60°C
Non-operating	-30°C to +70°C
Humidity, Operating	
(non-cond, 26°C wet bulb)	5% RH to 95% RH
Altitude, Operating	-60m to 12Km (-200 ft to 40K ft)

#### Interfaces

68-pin PCMCIA-ATA	
PCMCIA PC Card Standard, Release 2.1	
PCMCIA PC Card ATA Specification 1.02	
68-pin IDE-ATA	1.8" disk-drive-type ATA
ATA Interface for Disk Drives Standard 4A	

#### Performance

Seek Time (maximum or track-to-track)	< 1 ms
Rotational Latency	0 ms
Spinup Time	
Via Command (from deep power-down)	10ms
Power-on to ready	2.5s (max)
Media Transfer Rate	
Read	8.0 MB/s
Write	.27 MB/s
Interface Transfer Rate (burst)	5.0 MB/s
Buffer Size	32 KB

#### Power (see DC specifications for details)

Read	0.5W
Write	0.7W
Idle	0.010W
Standby	0.010W
Sleep mode	0.010W
Peak current	
(programming voltage start-up)	0.7A
Supply Voltage	5.0 V $\pm$ 5%

#### Reliability

MTBF	250K power-on-hours (25KB write every 5 minutes) 5M power-on-hours (typical)
------	--

#### Read Error Rate

(with retries and ECC)	1 in $10^{14}$ bits read
ECC (optimized for flash memory)	32 bits/sector

#### Ruggedness (any axis or direction)

Shock, op/non-operating	1000G
Vibration, op/non-operating	>15 G, 10-500 Hz

#### Size

85.6mm x 54.0mm x 5.0mm (3.37" x 2.126" x 0.196")
--

#### Weight

29 gms (1.05 oz.)
----------------------

#### Noise Absolutely silent operation

(Sound Pressure Level)	0 SPL
------------------------	-------



## Flash Drive iFD005P2SA/iFD010P2SA

### PHYSICAL CHARACTERISTICS

Intel's Flash Drive has one surface-mount circuit board. Dimensions and physical characteristics are industry-standard PCMCIA and 68-pin IDE-ATA disk drive compatible.

### RELIABILITY

#### Non-Recoverable Error Rate

Minimum error rate is 1 error per  $10^{14}$  bit-reads with retries and error correction enabled (typically 1 error in  $10^{17}$ ). Correctable defects are not included.

#### Mean Time Between Failures (MTBF)

Mean time between failure (MTBF) estimates the time between physical repair or faulty-part replacement to restore a unit to full functionality. It is the reciprocal of failure rate during useful life, when failures are random and the failure-occurrence rate is constant. Flash drive MTBF calculations incorporate flash cycling to give a clearer comparison to magnetic hard disk drives.

MTBF conditions:

Environment: (T<sub>A</sub> = 25°C)  
25KB write every 5 minutes over 250,000 hours  
on 10-Mbyte drive.

#### Error Correction

The 32-bit error correction code can correct one error burst (8 bits maximum) per 512-byte sector.

#### Preventive Maintenance

No preventive maintenance is required.

### LOW-POWER APPLICATIONS

The flash drive's low-power modes make it ideal for battery-based applications.

- **Self-initiated deep power-down mode** places non-critical circuitry, including the flash array and programming power unit, into a power-down mode (which is transparent to the host) when the

drive detects no activity. The drive powers up and responds to a host command within 10 ms.

- **Idle or standby commands initiate Idle or Standby modes.** If requested by the host, the drive places itself in idle mode for about 1.5 seconds. If no activity is detected, it transitions to standby mode, which is identical to its sleep mode (or deep power-down mode). The drive wakes upon receiving any command.
- **Host-initiated Sleep mode** places all flash drive circuitry in a power-down state when the host executes a *set sleep mode* command. A hardware or software reset brings the drive out of sleep mode.

### PCMCIA-STANDARD COMPATIBILITY

Intel's Flash Drive is compatible with PCMCIA PC Card Standard, Release 2.1. To obtain this specification, write to:

PCMCIA  
1030G East Duane Avenue  
Sunnyvale, Ca 94086  
Tel: (408) 720-0107  
Fax: (408) 720-9416

### ATA-STANDARD & COMPATIBILITY

The flash drive is compatible with the "AT-Attachment Interface for Disk Drives" draft proposal Revision 4A. See the internal working document X3T9.2, a Task Group of Accredited Standards Committee X3 of the American National Standard for Information Systems and the AT Attachment Specification for detailed information. To obtain this specification, write to:

AT-Attachment Document Distribution  
Global Engineering  
15 Inverness Way East  
Englewood, Co. 80112-5704  
Tel: (800) 854-7179 or (303) 792-2181  
Fax: (303) 792-2192

### Flash Drive Physical Dimensions

Figure 2 shows the drive's 68-pin PCMCIA Type-2 memory-card case dimensions.



## CONFIGURATIONS

The flash drive has five addressing configurations that allow system designers to tailor hardware and software for system requirements. These configurations, described later, are:

### 1.8" AT-Attachment (IDE) Mode

- 68-pin IDE-ATA disk drive emulation.

## PCMCIA-ATA Modes

- Memory Mode (2-KByte contiguous memory space)
- Independent I/O (16 contiguous I/O addresses)
- Primary Drive Address (1F0-1F7, 3F6 & 3F7)
- Secondary Drive Address (170-177, 376 & 377).




Figure 2. Flash Drive Dimensions

# Flash Drive iFD005P2SA/iFD010P2SA

Table 1. Flash Drive Pinout

Pin	PCMCIA Memory, I/O Signal	PCMCIA- ATA Mode	IDE-ATA Mode	Notes	Pin	PCMCIA Memory, I/O Signal	PCMCIA- ATA Mode	IDE-ATA Mode	Notes
1	GND	GND	GND		35	GND	GND	GND	
2	D <sub>3</sub>	D <sub>3</sub>	HD <sub>3</sub>		36	CD1#	CD1#	GND	4
3	D <sub>4</sub>	D <sub>4</sub>	HD <sub>4</sub>		37	D <sub>11</sub>	D <sub>11</sub>	HD <sub>11</sub>	
4	D <sub>5</sub>	D <sub>5</sub>	HD <sub>5</sub>		38	D <sub>12</sub>	D <sub>12</sub>	HD <sub>12</sub>	
5	D <sub>6</sub>	D <sub>6</sub>	HD <sub>6</sub>		39	D <sub>13</sub>	D <sub>13</sub>	HD <sub>13</sub>	
6	D <sub>7</sub>	D <sub>7</sub>	HD <sub>7</sub>		40	D <sub>14</sub>	D <sub>14</sub>	HD <sub>14</sub>	
7	CE1#	CE1#	HCS0#		41	D <sub>15</sub>	D <sub>15</sub>	HD <sub>15</sub>	
8	A <sub>10</sub>	A <sub>10</sub>	N.U.	2	42	CE2#	CE2#	HCS1#	
9	OE#	OE#	IDE_DET#	6	43	RFSH#	N.C.	N.C.	1
10	A <sub>11</sub>	N.C.	N.C.	1	44	IORD#	IORD#	HIOR#	
11	A <sub>9</sub>	A <sub>9</sub>	N.U.	2	45	IOWR#	IOWR#	HIOWR#	
12	A <sub>8</sub>	A <sub>8</sub>	N.U.	2	46	A <sub>17</sub>	N.C.	N.C.	1
13	A <sub>13</sub>	N.C.	N.C.	1	47	A <sub>18</sub>	N.C.	N.C.	1
14	A <sub>14</sub>	N.C.	N.C.	1	48	A <sub>19</sub>	N.C.	N.C.	1
15	WE#/PGM#	WE#	N.C.	1	49	A <sub>20</sub>	N.C.	N.C.	1
16	RDY/BSY#/ IREQ#	RDY/BSY#/ IREQ#	HIRQ	5	50	A <sub>21</sub>	N.C.	N.C.	1
17	VCC	VCC	VCC		51	VCC	VCC	VCC	
18	VPP1	N.C.	N.C.	1	52	VPP2	N.C.	N.C.	1
19	A <sub>16</sub>	N.C.	N.C.	1	53	A <sub>22</sub>	N.C.	N.C.	1
20	A <sub>15</sub>	N.C.	N.C.	1	54	A <sub>23</sub>	N.C.	N.C.	1
21	A <sub>12</sub>	N.C.	N.C.	1	55	A <sub>24</sub>	N.C.	N.C.	1
22	A <sub>7</sub>	A <sub>7</sub>	N.U.	2	56	A <sub>25</sub>	N.C.	N.C.	1
23	A <sub>6</sub>	A <sub>6</sub>	N.U.	2	57	Reserved	N.C.	N.C.	1
24	A <sub>5</sub>	A <sub>5</sub>	N.U.	2	58	RESET	RESET	HRST#	5
25	A <sub>4</sub>	A <sub>4</sub>	N.U.	2	59	WAIT#	WAIT#	D.U.	3
26	A <sub>3</sub>	A <sub>3</sub>	N.U.	2	60	INPACK#	INPACK#	HDREQ	
27	A <sub>2</sub>	A <sub>2</sub>	HA <sub>2</sub>		61	REG#	REG#	HDACK#	
28	A <sub>1</sub>	A <sub>1</sub>	HA <sub>1</sub>		62	BVD2	Pullup	HDASP#	
29	A <sub>0</sub>	A <sub>0</sub>	HA <sub>0</sub>		63	BVD1/ STSCHG#	STSCHG#	HPDIAG#	
30	D <sub>0</sub>	D <sub>0</sub>	HD <sub>0</sub>		64	D <sub>8</sub>	D <sub>8</sub>	HD <sub>8</sub>	
31	D <sub>1</sub>	D <sub>1</sub>	HD <sub>1</sub>		65	D <sub>9</sub>	D <sub>9</sub>	HD <sub>9</sub>	
32	D <sub>2</sub>	D <sub>2</sub>	HD <sub>2</sub>		66	D <sub>10</sub>	D <sub>10</sub>	HD <sub>10</sub>	
33	WP/IOIS16#	WP/IOIS16#	HIO16#		67	CD2#	CD2#	GND	4
34	GND	GND	GND		68	GND	GND	GND	

## Notes:

1. N.C. = Not connected internally.
2. N.U. = Not Used. Connected internally but not used in specified mode.
3. D.U. = Don't Use in specified mode; internally driven.

4. CD1# and CD2# are internally pulled low with 470 ohm resistors.
5. PCMCIA-ATA RESET and IREQ# polarities are inverted to form HRST# and HIRQ in IDE-ATA mode.
6. IDE-ATA sockets ground this signal. This signal is used during reset to determine PCMCIA-ATA or IDE-ATA configuration.

Table 2. Flash Drive Pin Description

Symbol	Pin	Direction	Description
GND	1,34,35, 68		Ground between the host and drive.
D0-15	2-6,30-32,37-41,	I/O	PCMCIA-ATA mode: 16-bit bi-directional data bus between the host and drive.
HD0-15	64-66		IDE-ATA mode: Register and ECC accesses use D0-7. Data transfers use D0-15.
CE1#	7	I	PCMCIA-ATA mode: Card Enable 1 enables even data bytes on D0-7 (see table 3 for detailed description).
HCS0#			IDE-ATA mode: IDE-ATA Host Chip Select 0 accesses command block registers.
A0-24	8, 10-14, 19-29,	I	PCMCIA-ATA Mode: Addresses A0-10 access data and registers depending on the memory or I/O mode chosen by the host (see table 3). Addresses A11-24 are not used.
HA0-3	46-50, 53-56		IDE-ATA mode: Only addresses A0-2 are used (see table 3).
OE#	9	I	PCMCIA-ATA mode: Output Enable used to read attribute- and memory-mode data onto D0-15.
IDE_DET#			IDE-ATA mode: Detects IDE-ATA mode when externally grounded during reset (see table 3).
WE#	15	I	PCMCIA-ATA mode: Active-low Write Enable used to write attribute- and memory-mode data that is on D0-15.
			IDE-ATA mode: Not used.
RDY/BSY#	16	O	PCMCIA-ATA mode: Indicates internally timed activities status. Drive can accept host accesses when high.
HIRQ			IDE-ATA mode: Host enables Interrupt Request only when drive is selected and the host activates the Digital Output register's IEN#. HIRQ (a three-state pin) is high-Z when IEN# is inactive or the drive is not selected. HIRQ is set when the drive's CPU sets IRQ. HIRQ resets during Status register read or Command register write.
VCC	17, 51	I	+5 Volt DC supply to the drive.
VPP1,VPP2	18, 52	N.C.	+12 Volt DC programming supply is not required.
WP/IOIS16#	33	O	PCMCIA-ATA mode: Held low after the reset initialization sequence (Write Protect is not supported).
HIO16#			IDE-ATA mode: Host I/O 16 tells the host that the data register was accessed and the drive can send/receive 16-bit data. HIO16# is a three-state pin.
CD1#, CD2#	36, 67	O	Card Detect pins, internally pulled low with 220Ω resistors, allow the host to determine that the drive is fully inserted in the socket.
CE2#	42	I	PCMCIA-ATA mode: Card Enable 2 enables odd data bytes on D8-15 (see table 3).
HCS1#			IDE-ATA mode: Host Chip Select 1 selects drive control block registers.
RFSH#	43	N.C.	Not used.

# Flash Drive iFD005P2SA/iFD010P2SA

**Table 2. Flash Drive Pin Description (Continued)**

Symbol	Pin	Direction	Description
IORD#	44	I	PCMCIA-ATA mode: Active-low I/O Read gates data onto D0-15 during I/O-mode accesses.
HIOR#			IDE-ATA mode: Host I/O Read enables drive register data onto HD0-15. The host latches drive data on HIOR#'s rising edge.
I/OWR#	45	I	PCMCIA-ATA mode: Active-low I/O Write gates data from D0-15 during I/O-mode accesses.
HIOW#			IDE-ATA mode: Host I/O Write's rising edge strobes data into a drive register.
Reserved	57	N.C.	Reserved.
RESET	58	I	PCMCIA-ATA mode: At power-on or hardware reset, this active-high signal resets all drive registers.
HRST#			IDE-ATA mode: At power-on or hardware reset, this active-low signal resets all drive registers.
WAIT#	59	O	PCMCIA-ATA mode: The drive's WAIT# signals the host that the in-progress memory or I/O cycle is not complete.
			IDE-ATA mode: Do not connect.
INPACK#	60	O	PCMCIA-ATA mode: When selected, the drive asserts Input Acknowledge while responding to an I/O read cycle.
HDREQ			IDE-ATA mode: Host DMA Request is not supported.
REG#	61	I	PCMCIA-ATA mode: Common memory is accessed when high. Attribute memory and ATA registers are accessed when low.
HDACK#			IDE-ATA mode: HDACK# is not supported.
BVD2	62	O	PCMCIA-ATA mode: 10K Pullup to Vcc.
HDASP#			IDE-ATA mode: Drive-Active/Second-Present drives an LED when the disk is accessed. This open-drain output is pulled up with a 10K-ohm resistor.
BVD1/ STSCHG#	63	I/O	PCMCIA-ATA mode: Notifies the host of RDY/BSY# and Write Protect state changes.
HPDIAG#			IDE-ATA mode: In slave mode (not supported), Passed Diagnostics (low) tells a master that diagnostics was passed. In master mode, it is an input.

\*Note: All pin directions are referenced to the drive.



Table 3. Data Access Mode Truth Table

COMMON MEMORY PLANE											
Function	ADDR	R/W	REG#	CE2#	CE1#	OE#	WE#	IORD#	IOWR#	D15-8	D7-0
Standby	A0=X <sup>1</sup>		X	H	H	X	X	X	X	High-Z	High-Z
Byte	A0=L	Read	H	H	L	L	H	H	H	High-Z	Even-Byte
	A0=H		H	H	L	L	H	H	H	High-Z	Odd-Byte
Odd-Byte	A0=X		H	L	H	L	H	H	H	Odd-Byte	High-Z
Word	A0=X		H	L	L	L	H	H	H	Odd-Byte	Even-Byte
Byte	A0=L	Write	H	H	L	H	L	H	H	X	Even-Byte
	A0=H		H	H	L	H	L	H	H	X	Odd-Byte
Odd-Byte	A0=X		H	L	H	H	L	H	H	Odd-Byte	X
Word	A0=X		H	L	L	H	L	H	H	Odd-Byte	Even-Byte
ATTRIBUTE MEMORY PLANE											
Standby	A0=X		X	H	H	X	X	X	X	High-Z	High-Z
Byte	A0=L	Read	L	H	L	L	H	H	H	High-Z	Even-Byte
	A0=H		L	H	L	L	H	H	H	High-Z	Invalid
Odd-Byte	A0=X		L	L	H	L	H	H	H	Invalid	High-Z
Word	A0=X		L	L	L	L	H	H	H	Invalid	Even-Byte
Byte	A0=L	Write	L	H	L	H	L	H	H	X	Even-Byte
	A0=H		L	H	L	H	L	H	H	X	Invalid
Odd-Byte	A0=X		L	L	H	H	L	H	H	Invalid	X
Word	A0=X		L	L	L	H	L	H	H	Invalid	Even-Byte
IDE-ATA MODE (Primary = 1F0-1F7, 3F6-3F7; Secondary = 170-177, 376-377) <sup>2</sup>											
No Operation	X		X	H	H	X	X	X	X	High-Z	High-Z
Invalid	X		H	L	L	L	X	X	X	Invalid	Invalid
Data	0	Read	H	H	L	L	H	L	H	Data High	Data Low
		Write	H	H	L	L	H	H	L	Data High	Data Low
Error	1	Read	H	H	L	L	H	L	H	Invalid	Error
Set Feature		Write	H	H	L	L	H	H	L	Invalid	Feature
Sector Count	2	Read	H	H	L	L	H	L	H	Invalid	Sect. Cnt.
		Write	H	H	L	L	H	H	L	Invalid	Sect. Cnt.
Sector Number	3	Read	H	H	L	L	H	L	H	Invalid	Sect. No.
		Write	H	H	L	L	H	H	L	Invalid	Sect. No.
Cylinder Low	4	Read	H	H	L	L	H	L	H	Invalid	Cyl. Low
		Write	H	H	L	L	H	H	L	Invalid	Cyl. Low
Cylinder High	5	Read	H	H	L	L	H	L	H	Invalid	Cyl. High
		Write	H	H	L	L	H	H	L	Invalid	Cyl. High
Drive/Head	6	Read	H	H	L	L	H	L	H	Invalid	Drv/Hd
		Write	H	H	L	L	H	H	L	Invalid	Drv/Hd
Status	7	Read	H	H	L	L	H	L	H	Invalid	Status
Command		Write	H	H	L	L	H	H	L	Invalid	Command
Invalid	0-5		H	L	H	L	X	X	X	Invalid	Invalid
Alternate Status	6	Read	H	L	H	L	H	L	H	Invalid	Alt. Status
Drive Control		Write	H	L	H	L	H	H	L	Invalid	Control
Drive Address	7	Read	H	L	H	L	H	L	H	Invalid	Drv. Add.
		Write	H	L	H	L	H	H	L	Invalid	Not Used

Table 3. Data Access Mode Truth Table (Continued)

PCMCIA-ATA MODE (Independent I/O address = xx0-xxF) <sup>3</sup>											
Function	ADDR	R/W	REG#	CE2#	CE1#	OE#	WE#	IOR#	IOWR#	D15-8	D7-0
No Operation	X		X	H	H	X	X	X	X	High-Z	High-Z
			H	X	X	X	X	X	X	High-Z	High-Z
Data	0	Read	L	L	L	H	H	L	H	Data High	Data Low
		Write	L	L	L	H	H	H	L	Data High	Data Low
Error	1	Read	L	H	L	H	H	L	H	Invalid	Error
			L	L	H	H	H	L	H	Error	Invalid
Set Feature		Write	L	H	L	H	H	H	L	Invalid	Feature
			L	L	H	H	H	H	L	Feature	Invalid
Sector Count	2	Read	L	X	L	H	H	L	H	Invalid	Sect. Cnt.
		Write	L	X	L	H	H	H	L	Invalid	Sect. Cnt.
Sector Number	3	Read	L	H	L	H	H	L	H	Invalid	Sect. No.
			L	L	H	H	H	L	H	Sect. No.	Invalid
		Write	L	H	L	H	H	H	L	Invalid	Sect. No.
			L	L	H	H	H	H	L	Sect. No.	Invalid
Cylinder Low	4	Read	L	X	L	H	H	L	H	Invalid	Cyl. Low
		Write	L	X	L	H	H	H	L	Invalid	Cyl. Low
Cylinder High	5	Read	L	H	L	H	H	L	H	Invalid	Cyl. High
			L	L	H	H	H	L	H	Cyl. High	Invalid
		Write	L	H	L	H	H	H	L	Invalid	Cyl. High
			L	L	H	H	H	H	L	Cyl. High	Invalid
Drive/Head	6	Read	L	X	L	H	H	L	H	Invalid	Drv/Hd
		Write	L	X	L	H	H	H	L	Invalid	Drv/Hd
Status	7	Read	L	H	L	H	H	L	H	Invalid	Status
			L	L	H	H	H	L	H	Status	Invalid
Command		Write	L	H	L	H	H	H	L	Invalid	Command
			L	L	H	H	H	H	L	Command	Invalid
Data (duplicate) (see note 6)	8	Read	L	X	L	H	H	L	H	Invalid	Data Low
		Write	L	X	L	H	H	H	L	Invalid	Data Low
	9	Read	L	H	L	H	H	L	H	Invalid	Data High
			L	L	H	H	H	L	H	Data High	Invalid
		Write	L	H	L	H	H	H	L	Invalid	Data High
			L	L	H	H	H	H	L	Data High	Invalid
Invalid	A-C		L	X	X	X	X	X	X	Invalid	Invalid
Error (duplicate)	D	Read	L	H	L	H	H	L	H	Invalid	Error
			L	L	H	H	H	L	H	Error	Invalid
		Write	L	H	L	H	H	H	L	Invalid	Feature
			L	L	H	H	H	H	L	Feature	Invalid
Alternate Status	E	Read	L	X	L	H	H	L	H	Invalid	Alt. Status
Drive Control		Write	L	X	L	H	H	H	L	Invalid	Control
Drive Address	F	Read	L	H	L	H	H	L	H	Invalid	Drv. Add.
			L	L	H	H	H	L	H	Drv. Add.	Invalid
		Write	L	H	L	H	H	H	L	Invalid	Not Used
			L	L	H	H	H	H	L	Not Used	Invalid

Table 3. Data Access Mode Truth Table (Continued)

PCMCIA-ATA MODE (Independent Memory address = 000-00F, 400-7FF) <sup>4</sup>											
Function	ADDR	R/W	REG#	CE2#	CE1#	OE#	WE#	IORD#	IOWR#	D15-8	D7-0
No Operation	X		X	H	H	X	X	X	X	High-Z	High-Z
			L	X	X	X	X	X	X	High-Z	High-Z
Data	000	Read	H	L	L	L	H	H	H	Data High	Data Low
		Write	H	L	L	H	L	H	H	Data High	Data Low
Error	001	Read	H	H	L	L	H	H	H	Invalid	Error
			H	L	H	L	H	H	H	Error	Invalid
Set Feature		Write	H	H	L	H	L	H	H	Invalid	Feature
			H	L	H	H	L	H	H	Feature	Invalid
Sector Count	002	Read	H	X	L	L	H	H	H	Invalid	Sect. Cnt.
		Write	H	X	L	H	L	H	H	Invalid	Sect. Cnt.
Sector Number	003	Read	H	H	L	L	H	H	H	Invalid	Sect. No.
			H	L	H	L	H	H	H	Sect. No.	Invalid
		Write	H	H	L	H	L	H	H	Invalid	Sect. No.
			H	L	H	H	L	H	H	Sect. No.	Invalid
Cylinder Low	004	Read	H	X	L	L	H	H	H	Invalid	Cyl. Low
		Write	H	X	L	H	L	H	H	Invalid	Cyl. Low
Cylinder High	005	Read	H	H	L	L	H	H	H	Invalid	Cyl. High
			H	L	H	L	H	H	H	Cyl. High	Invalid
		Write	H	H	L	H	L	H	H	Invalid	Cyl. High
			H	L	H	H	L	H	H	Cyl. High	Invalid
Drive/Head	006	Read	H	X	L	L	H	H	H	Invalid	Drv/Hd
		Write	H	X	L	H	L	H	H	Invalid	Drv/Hd
Status	007	Read	H	H	L	L	H	H	H	Invalid	Status
			H	L	H	L	H	H	H	Status	Invalid
Command		Write	H	H	L	H	L	H	H	Invalid	Command
			H	L	H	H	L	H	H	Command	Invalid
Data (duplicate) (see note 6)	008	Read	H	X	L	L	H	H	H	Invalid	Data Low
		Write	H	X	L	H	L	H	H	Invalid	Data Low
	009	Read	H	H	L	L	H	H	H	Invalid	Data High
			H	L	H	L	H	H	H	Data High	Invalid
		Write	H	H	L	H	L	H	H	Invalid	Data High
			H	L	H	H	L	H	H	Data High	Invalid
Invalid	00A-00C		H	X	X	X	X	X	X	Invalid	Invalid
Error (duplicate)	00D	Read	H	H	L	L	H	H	H	Invalid	Error
			H	L	H	L	H	H	H	Error	Invalid
		Write	H	H	L	H	L	H	H	Invalid	Feature
			H	L	H	H	L	H	H	Feature	Invalid
Alternate Status	00E	Read	H	X	L	L	H	H	H	Invalid	Alt. Status
Drive Control		Write	H	X	L	H	L	H	H	Invalid	Control
Drive Address	00F	Read	H	H	L	L	H	H	H	Invalid	Drv. Add.
			H	L	H	L	H	H	H	Drv. Add.	Invalid
		Write	H	H	L	H	L	H	H	Invalid	Not Used
			H	L	H	H	L	H	H	Not Used	Invalid
Data (duplicate) (see note 7)	400-7FF	Read	H	L	L	L	H	H	H	Data High	Data Low
		Write	H	L	L	H	L	H	H	Data High	Data Low

Table 3. Data Access Mode Truth Table (Continued)

PCMCIA-ATA MODE (Primary address = 1F0-1F7, 3F6-3F7; Secondary address = 170-177, 376-377) <sup>5</sup>											
Function	ADDR	R/W	REG#	CE2#	CE1#	OE#	WE#	IORD#	IOWR#	D15-8	D7-0
No Operation	X		X	H	H	X	X	X	X	High-Z	High-Z
			H	X	X	X	X	X	X	High-Z	High-Z
Data	1F0/170	Read	L	L	L	H	H	L	H	Data High	Data Low
		Write	L	H	L	H	H	H	L	Data High	Data Low
Error	1F1/171	Read	L	X	L	H	H	L	H	Invalid	Error
			L	L	H	H	H	L	H	Error	Invalid
Set Feature		Write	L	X	L	H	H	H	L	Invalid	Feature
			L	L	H	H	H	H	L	Feature	Invalid
Sector Count	1F2/172	Read	L	X	L	H	H	L	H	Invalid	Sect. Cnt.
		Write	L	X	L	H	H	H	L	Invalid	Sect. Cnt.
Sector Number	1F3/173	Read	L	X	L	H	H	L	H	Invalid	Sect. No.
			L	L	H	H	H	L	H	Sect. No.	Invalid
		Write	L	X	L	H	H	H	L	Invalid	Sect. No.
			L	L	H	H	H	H	L	Sect. No.	Invalid
Cylinder Low	1F4/174	Read	L	X	L	H	H	L	H	Invalid	Cyl. Low
		Write	L	X	L	H	H	H	L	Invalid	Cyl. Low
Cylinder High	1F5/175	Read	L	X	L	H	H	L	H	Invalid	Cyl. High
			L	L	H	H	H	L	H	Cyl. High	Invalid
		Write	L	X	L	H	H	H	L	Invalid	Cyl. High
			L	L	H	H	H	H	L	Cyl. High	Invalid
Drive/Head	1F6/176	Read	L	X	L	H	H	L	H	Invalid	Drv/Hd
		Write	L	X	L	H	H	H	L	Invalid	Drv/Hd
Status	1F7/177	Read	L	X	L	H	H	L	H	Invalid	Status
			L	L	H	H	H	L	H	Status	Invalid
Command		Write	L	X	L	H	H	H	L	Invalid	Command
			L	L	H	H	H	H	L	Command	Invalid
Invalid	3F/370-5	R/W	L	L	H	X	X	X	X	Invalid	Invalid
Alternate Status	3F6/376	Read	L	X	L	H	H	L	H	Invalid	Alt. Status
Drive Control		Write	L	X	L	H	H	H	L	Invalid	Control
Drive Address	3F7/377	Read	L	X	L	H	H	L	H	Invalid	Drv. Add.
			L	L	H	H	H	L	H	Drv. Add.	Invalid
		Write	L	X	L	H	H	H	L	Invalid	Not Used
			L	L	H	H	H	H	L	Not Used	Invalid

## NOTES:

1. X = don't care.
2. For AT-BIOS compatibility, a host adapter decodes these I/O addresses. The flash drive decodes address lines A0-2.
3. The host must decode addresses A4-10 and provide card enables CE1# and CE2# that place the drive on a 16-byte boundary. The drive decodes A0-3.
4. The host must decode addresses above A10 and provide card enables CE1# and CE2# that place the drive on a 2-Kbyte boundary. The drive decodes A0-10.
5. The drive fully decodes these addresses using addresses A0-10.
6. The drive operates in PCMCIA-ATA 16-bit data mode. Its auto-incrementing data register transfers a new data word with each access. Accessing address 008 presents word X's low byte; accessing address 009 presents word X+1's high byte.
7. In independent memory mode, each access to addresses 400-7FF present a new data-register word. This allows sequential accesses of up to 1-Kbyte using a single memory string-move instruction.





## Flash Drive iFD005P2SA/iFD010P2SA

### PCMCIA FUNCTIONS

#### Attribute Memory Access

Attribute memory, which contains the card information structure (CIS), holds socket, card identification, and configuration information. The host reads this information by asserting REG#-low, CE1#-low, CE2#-high, OE#-low, WE#-high and even-numbered addresses (A<sub>0</sub>=V<sub>IL</sub>) starting at 0000h. Table 3 shows PCMCIA signal levels for accessing the attribute memory plane.

In addition to device, interface, features, and manufacturer information, the CIS conveys information about the drive's four PCMCIA-ATA configurations: independent I/O, independent memory, primary, and secondary addressing modes (described below).

The host picks one mode that fits its hardware and software requirements. It writes the preferred option's index number to the Configuration Option register at card attribute memory address 200h. The host can also read/write the Card Configuration and Status, Pin Replacement, and Socket and Copy registers at attribute memory addresses 202h, 204h, and 206h.

#### PCMCIA Card Configuration Registers

These read/write one-byte registers are located on even-byte attribute-plane addresses to ensure single-cycle access in both 8- and 16-bit systems.

Table 4. PCMCIA Card Configuration Registers Truth Table

Register	Add. Offset*	R/W	REG#	CE2#	CE1#	OE#	WE#	D15-8	D7-0
Configuration Option	200h	Read	L	H	L	L	H	Invalid	Option
		Write	L	H	L	H	L	Invalid	Option
Card Configuration and Status	202h	Read	L	H	L	L	H	Invalid	Status
		Write	L	H	L	H	L	Invalid	Config.
Pin Replacement	204h	Read	L	H	L	L	H	Invalid	Pin Status
		Write	L	H	L	H	L	Invalid	Pin Status
Socket and Copy	206h	Read	L	H	L	L	H	Invalid	Socket ID
		Write	L	H	L	H	L	Invalid	Socket ID

Note. The host obtains the attribute-memory address offset from the Configuration Tuple's TPCC\_RADR field when it reads the drive's CIS.

Available card status information allows arbitration between resources that share interrupts and memory-only-card status of pins 16, 33, 62, and 63. Table 4 describes these registers.

#### CONFIGURATION OPTION REGISTER

The host uses the read/write Configuration Option register to configure the drive for one of its four PCMCIA-ATA addressing modes, establish the interrupt signal mode, and issue a soft reset.

7	6	5	4	3	2	1	0
SRST	IRQLvl	Configuration Index					

**SRST** Resets the card when 1. When 0 (default), the card is unconfigured, similar to the state following hardware reset or power-on (which also reset this bit to 0)

**IRQLvl** Selects level mode interrupts when 1; pulse mode interrupts when 0 (default)

**Conf IDX** The host chooses an option from the card's configuration table tuples and writes that option's Configuration Index number into this field. When zero (default), the memory-only interface is chosen; I/O accesses are disabled.



## Flash Drive IFD005P2SA/IFD010P2SA

### CARD CONFIGURATION AND STATUS REGISTER

The read/write Card Configuration and Status register contains card condition information.

7	6	5	4	3	2	1	0
Chng	SigChg	IOis8	0	Audio	PwrDn	Intr	0

**Chng** The Change bit indicates that a Pin Replacement register bit was set (1)

**SigChg** The host sets/resets the Signal Changed bit to enable/disable a state-change signal from the status register. When set and the drive is configured for I/O, Chng controls pin 63 and is called the Changed Status signal. This bit should be 0 (BVD1/STSCHG# held high when configured for I/O) if no state change signal is desired

**IOis8** This bit is ignored

**Audio** Audio is not supported

**PwrDn** Setting PwrDn places the drive in sleep mode. Host-initiated ATA task-file-register commands can also invoke low-power modes

**Intr** This bit represents the interrupt request's internal state. Its value is available whether or not interrupts are configured. It remains true until the initiating-interrupt request is serviced.

### PIN REPLACEMENT REGISTER

The read/write Pin Replacement register provides card status information that is otherwise provided on memory-only interface pins 16, 33, 62, and 63. When written, bits 0-3 are masks for setting corresponding bits 4-7.

7	6	5	4	3	2	1	0
CBvd	CBvd	Crdy/	CWP	RBvd	RBvd	Rrdy/	RWP
1	2	bsy#		1	2	bsy#	

**CBvd1,2** Set when written, otherwise zero

**Crdy/bsy#** Set when Rrdy/bsy# changes state or when written by the host

**CWP** Set when written by the host, otherwise zero

**RBvd1,2** Cleared when written by the host, otherwise set

**RWP** Set when written by the host, otherwise zero, since the flash drive has no write protect switch.

### SOCKET AND COPY REGISTER

The read/write Socket and Copy register allows the drive to distinguish between similar drives at the same address. The flash drive does not support this feature.

7	6	5	4	3	2	1	0
0	Copy Number					Socket Number	

**Copy #** The twin-card option is not supported. These bits are ignored

**Socket #** The socket number is ignored.

Memory and I/O transfers can be either 8 or 16 bits wide. The card asserts IOIS16# when active I/O addresses contain 16-bit data. The ATA data register supports only 16-bit accesses. All other ATA task-file registers are 8-bit (see table 3 for available modes).

### IDE-ATA Mode

The host uses programmed I/O to address the drive. To access a desired register, the host asserts the drive's address lines (HA0-2), a drive select (HCS0# or HCS1#), and an I/O read or write strobe (HIOR# or HIOW#).

The host generates two interface drive selects. The high-order select, HCS1#, accesses registers XX6 and XX7 (typically 3F6 and 3F7 or 376 and 377). The low order select, HCS0#, accesses registers XX0-XX7 (typically 1F0-1F7 or 170-177).



HI016# indicates to the host that data bus D<sub>8-15</sub> is active when it accesses the data register. ECC transfers occur on bits D<sub>0-7</sub> only during read- or write-long operations.

### PCMCIA-ATA Independent I/O Mode

Once the host configures the socket for PCMCIA-ATA independent I/O mode, it addresses the drive using programmed I/O. To access a desired register, the host asserts REG#, the drive's address lines (A<sub>0-3</sub>), card select(s) (CE1# and/or CE2#), and an I/O read or write strobe (IORD# or IOWR#).

The host generates two card selects. The high-order select, CS2#, accesses high-byte data or odd-register contents onto data lines D<sub>8-15</sub>. The low-order select, CS1#, accesses low-byte data or even-register contents onto data lines D<sub>0-7</sub>. Asserting both card selects while accessing the data register places high-byte data-register contents onto D<sub>8-15</sub> and low-byte data-register contents onto D<sub>0-7</sub>. The host must decode addresses A<sub>4-10</sub> to place the drive on a 16-byte I/O boundary. The drive decodes addresses A<sub>0-3</sub> as described in table 3.

I0IS16# indicates to the host that data bus D<sub>0-15</sub> is active when it accesses the data register. ECC transfers occur on bits D<sub>0-7</sub> only during read- or write-long operations.

### PCMCIA-ATA Independent Memory Mode

Once the host configures the socket for PCMCIA-ATA independent memory mode, it uses memory instructions and a memory window, within the host's PCMCIA interface chip, to address the drive. To access a desired register, the host de-asserts REG#, asserts the drive's address lines (A<sub>0-10</sub>), card select(s) (CE1# and/or CE2#), and a read or write strobe (OE# or WE#).

The host generates two card selects. The high-order select, CS2#, accesses high-byte data or odd-register contents onto data lines D<sub>8-15</sub>. The low-order select, CS1#, accesses low-byte data or even-register contents onto data lines D<sub>0-7</sub>. Asserting both card selects while accessing the data register places high-byte data-register contents onto D<sub>8-15</sub> and low-byte data-register

### Flash Drive iFD005P2SA/iFD010P2SA

contents onto D<sub>0-7</sub>. The host must decode addresses above A<sub>10</sub> to place the drive on a 2-Kbyte memory boundary. The drive decodes addresses A<sub>0-10</sub> as described in table 3.

I0IS16# indicates to the host that data bus D<sub>0-15</sub> is active when it accesses the data register. ECC transfers occur on bits D<sub>0-7</sub> only during read- or write-long operations.

### Primary or Secondary Address Mode (1F0-1F7, 3F6,3F7 or 170-177, 376, 377)

Once the host configures the socket for PCMCIA-ATA primary or secondary drive-address I/O mode, it uses programmed I/O to address the drive. To access a desired register, the host asserts REG#, the drive's address lines (A<sub>0-9</sub>), card select(s) (CE1# and/or CE2#), and an I/O read or write strobe (IORD# or IOWR#).

The host generates two card selects. The high-order select, CS2#, accesses high-byte data or odd-register contents onto data lines D<sub>8-15</sub>. The low-order select, CS1#, accesses low-byte data or even-register contents onto data lines D<sub>0-7</sub>. Asserting both card selects while accessing the data register places high-byte data-register contents onto D<sub>8-15</sub> and low-byte data-register contents onto D<sub>0-7</sub>. The host must decode addresses above A<sub>9</sub> to generate drive chip selects when the primary (1F0-1F7, 3F6, and 3F7) or secondary (170-177, 376, and 377) drive-address range is selected. The drive decodes addresses A<sub>0-9</sub> as described in table 3.

I0IS16# indicates to the host that data bus D<sub>0-15</sub> is active when it accesses the data register. ECC transfers occur on bits D<sub>0-7</sub> only during read- or write-long operations.

Table 3 defines all I/O- and memory-mapped register addresses and their functions. ATA register descriptions follow.



## Flash Drive iFD005P2SA/iFD010P2SA

### ATA FUNCTIONS

#### Register Description

In the following, unused read bits are "don't cares" and unused write bits are zeros. The data register is 16-bits wide; all others are 8-bits wide.

#### DATA REGISTER (READ/WRITE)

Data block PIO (programmed I/O) transfers between the drive's data buffer and the host use this 16-bit register. A *format track* command transfers sector information through this register.

F	E	D	C	B	A	9	8
D15	D14	D13	D12	D11	D10	D9	D8
D7	D6	D5	D4	D3	D2	D1	D0
7	6	5	4	3	2	1	0

#### ERROR REGISTER (READ)

The Error register contains last drive-command-executed status or a diagnostic code. At any command completion, except *execute drive diagnostic*, the Error register's contents are valid when the Status register's ERR is 1. It contains a diagnostic code (see table 6) following power-on, reset, or *execute drive diagnostic* command.

7	6	5	4	3	2	1	0
BBK	UNC	MC	IDNF	MCR	ABRT	T0NF	AMNF

- BBK Bad Block mark detected in the requested sector's ID field
- UNC Uncorrectable Data Error encountered
- MC Removable Media Changed; media access ability has changed -- not supported
- IDNF Requested sector's ID-field Not Found
- MCR Media Change Request indicates that the removable-media drive's latch has changed, indicating that the user wishes to remove the media -- not supported

ABRT Drive status error or aborted invalid command

T0NF Track 0 Not Found during a *recalibrate* command

AMNF Address Mark Not Found after finding the correct ID field.

Unused bits are zero.

#### WRITE PRECOMP REGISTER (WRITE)

This register previously set write precompensation; now it enables look-ahead reads.

#### SECTOR COUNT REGISTER (READ/WRITE)

This register contains the number of data sectors to be transferred during a read or write operation. A zero register value specifies 256 sectors. The command was successful if this register is zero at command completion. If the request is not completed, the register contains the number of sectors left to be transferred.

Some commands (e.g. *initialize drive parameters* or *format track*) may redefine this register's contents.

7	6	5	4	3	2	1	0
SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0

#### SECTOR NUMBER REGISTER (READ/WRITE)

In CHS (cylinder, head, sector) mode, this register contains the subsequent command's starting sector number. The sector number can be from 1 to the maximum number of sectors per track. See the command descriptions for register contents at command completion (whether successful or unsuccessful).

in LBA (logical block address) mode, this register contains LBA bits 0-7. It reflects updated LBA bits 0-7 at command completion.

7	6	5	4	3	2	1	0
SN7	SN6	SN5	SN4	SN3	SN2	SN1	SN0





## Flash Drive iFD005P2SA/iFD010P2SA

### CYLINDER LOW REGISTER (READ/WRITE)

In CHS mode, this register contains the current cylinder number's low-order 8 bits at any disk access start or at command completion.

In LBA mode, this register contains LBA bits 8-15 and reflects their status at command completion.

7	6	5	4	3	2	1	0
CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0

### CYLINDER HIGH REGISTER (READ/WRITE)

In CHS mode, this register contains the current cylinder number's high-order 8 bits at any disk access start or at command completion.

In LBA mode, this register contains LBA bits 16-23 and reflects their status at command completion.

7	6	5	4	3	2	1	0
CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

### DRIVE/HEAD REGISTER (READ/WRITE)

This register contains the drive and head numbers (heads minus 1, when executing an *initialize drive parameters* command).

7	6	5	4	3	2	1	0
1	L	1	DRV	HS3	HS2	HS1	HS0

**L** Address mode select. 0=CHS (cylinder, head, sector) mode; 1=LBA (logical block address) mode

**DRV** Binary drive select number; DRV=0 selects drive 0, DRV=1 is ignored (on HDDs this bit selects drive 1)

**HS3-0** If L=0: HS3-0 is the selected head's binary coded address (e.g. if HS3-0 is 0011b, head 3 is selected). At command completion, these bits reflect the currently selected head  
If L=1: HS3-0 contain LBA bits 24-27 and reflect their status at command completion.

### STATUS REGISTER (READ)

This register contains drive status, which is updated at each command's completion. When BSY is cleared, register bits are valid within 400 nsec. If set, no other Status register bits are valid. A host read, while interrupt is pending, constitutes interrupt acknowledge which clears any pending interrupt.

7	6	5	4	3	2	1	0
BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR

**BSY** The drive can access command block registers (the host should not access them) when set; any command block register read returns the Status register contents. The drive sets BSY:

within 400 nsec after HRST# negation or after setting the Device Control register's SRST. Following reset, the drive sets BSY for up to 31 seconds

within 400 nsec of host command: *read, read long, read buffer, seek, recalibrate, read verify, initialize drive parameters, identify drive, execute drive diagnostic*

within 5 µsecs after a 512 byte *write, format track, or write buffer* command or data-plus-ECC *write long* command

**DRDY** Drive Ready indicates that the drive can respond to a command. On error, DRDY changes only after the host reads the Status register; the bit again indicates drive readiness. Power-on clears this bit; it remains clear until the drive can accept a command

**DWF** Drive Write Fault status. On error, it changes only after the host reads the Status register; the bit again indicates the current write fault status

**DSC** Drive Seek Complete indicates that the requested sector was found. On error, it changes only after a host Status register read; the bit again indicates the current seek complete status

- DRQ** Data Request indicates that the drive can transfer a data word or byte
- CORR** Indicates that a data error was Corrected; transfer is not terminated
- IDX** Index is not used
- ERR** An Error occurred during the previous command's execution. The Error register indicates the error's cause.

### COMMAND REGISTER (WRITE)

Execution commences when this register receives a host command. Table 5 lists executable command codes and indicates valid parameters.

### ALTERNATE STATUS REGISTER (READ)

This register contains command block Status information (see Status register). Unlike reading the Status register, reading this register does not acknowledge or clear an interrupt.

7	6	5	4	3	2	1	0
BSY	DRDY	DWF	DSC	FRQ	CORR	IDX	ERR

### DRIVE CONTROL REGISTER (WRITE)

This register contains two control bits:

7	6	5	4	3	2	1	0
—	—	—	—	—	SRST	IEN#	—

- SRST** Reset holds the drive in reset. The drive is enabled when cleared.
- IEN#** Controls Interrupt Enable to the host (three-state pin HIRQ) when the drive is selected. When inactive (1) or drive not selected, HIRQ is high-Z regardless of a pending interrupt.

### DRIVE ADDRESS REGISTER (READ)

This register reflects the drive and its heads.

7	6	5	4	3	2	1	0
High-Z	WTG#	HS3#	HS2#	HS1#	HS0#	DS1#	DS0#

- High-Z** For floppy drive address-space compatibility, bit 7 is not driven (it is high-Z) when this register's address is accessed. This allows a floppy-drive's disk-change bit to provide bit 7 data

- WTG#** Write Gate bit is active during in-progress disk writes

- HS3-0#** Ones complement of the currently selected head number. For example, head 3 is selected if HS3-0 is 1100b

- DS1#** Drive Select 1 is low when drive 1 is selected and active (not supported)

- DS0#** Drive Select 0 is low when drive 0 is selected and active.

### AT-ATTACHMENT COMPATIBILITY

The flash drive is hardware and software compatible with the IDE-AT-Attachment interface standard. It supports all mandatory, most optional, and several vendor unique commands.

The drive can operate in either CHS (cylinder, head, sector) or LBA (logical block address) mode on a by-command basis. *Identify drive* command parameters indicate LBA mode compatibility.

If the host selects LBA mode via the Drive/Head register, Drive/Head bits 3-0, Sector Number, and Cylinder-low and high registers contain the zero-based LBA. In LBA mode, drive-sectors are linearly mapped with LBA<sub>0</sub> at:

$$\text{cylinder} = 0, \text{head} = 0, \text{sector} = 1.$$

Regardless of host-set translation mode geometry, a given sector's LBA address does not change:

$$\text{LBA} = [(\text{cylinder} * \text{number-of-heads} + \text{heads}) * \text{sectors/track}] + \text{sector}-1.$$

### ATA Command Descriptions

Writing Command register codes and block-register parameters issues commands. The drive responds and executes a new command by aborting an in-progress command, even if it can be completed.

Table 5. Command Register Codes

Command Code (hex)	Command Name	Supported	FR	SC	SN	CY	DH
10-1F	Recalibrate	✓					D
20	Read Sector(s) (w/ retry)	✓		y	y	y	y
21	Read Sector(s) (w/o retry)	✓		y	y	y	y
22	Read Long (w/ retry)	✓		y	y	y	y
23	Read Long (w/o retry)	✓		y	y	y	y
30	Write Sector(s) (w/ retry)	✓	*	y	y	y	y
31	Write Sector(s) (w/o retry)	✓	*	y	y	y	y
32	Write Long (w/ retry)	✓	*	y	y	y	y
33	Write Long (w/o retry)	✓	*	y	y	y	y
40	Read Verify Sector(s) (w/ retry)	✓		y	y	y	y
41	Read Verify Sector(s) (w/o retry)	✓		y	y	y	y
50	Format Track	✓	*	y		y	y
70-7F	Seek	✓			y	y	y
90	Execute Drive Diagnostic	✓					D
91	Initialize Drive Parameters	✓		y			y
94 E0	Standby Immediate	✓					D
95 E1	Idle Immediate	✓					D
96 E2	Standby	✓		y			D
97 E3	Idle	✓		y			D
98 E5	Check Power Mode	✓		y			D
99 E6	Set Sleep Mode	✓					D
C4	Read Multiple	✓		y	y	y	y
C5	Write Multiple	✓	*	y	y	y	y
C6	Set Multiple Mode	✓		y			D
C8	Read DMA (w/ retry)			y	y	y	y
C9	Read DMA (w/o retry)			y	y	y	y
CA	Write DMA (w/ retry)			y	y	y	y
CB	Write DMA (w/o retry)			y	y	y	y
E4	Read Buffer	✓					D
E8	Write Buffer	✓					D
EC	Identify Drive	✓					D
EF	Set Features	✓	y				D
80-8F, 9A, C0-C3, F0-FF	Vendor Unique						

CY = Cylinder Registers  
 DH = Drive/Head Register  
 SC = Sector Count Register  
 SN = Sector Number Register

FR = Features Register (see command descriptions)  
 y = Register has a valid parameter.  
 D = Only the drive, not the head, parameter is valid.  
 \* = Maintained for compatibility

7

## Flash Drive iFD005P2SA/iFD010P2SA

### RECALIBRATE, 1X

Recalibrate completes and returns status.

### READ SECTOR(S), 20 OR 21

This command reads from 1 to 256 sectors as specified in the Sector Count register; a sector count of 0 requests 256 sectors. The Sector Number register specifies the beginning sector.

DRQ is always set prior to data transfer, even in the presence of an error condition.

If an error occurs, read terminates at the erred sector. The sector buffer retains flawed data.

At command completion, command block registers contain the last-read sector's cylinder, head, and sector numbers (or LBA).

### READ LONG, 22 OR 23

The *read long* command is similar to the *read sectors* command but returns the desired sector's data field and ECC bytes (8-bits wide). During a *read long* command, the drive does not check the ECC bytes to determine data errors. Only single-sector read long operations are supported.

### WRITE SECTOR(S), 30 OR 31

This command writes from 1 to 256 sectors as specified in the Sector Count register beginning at the specified sector; a sector count of 0 transfers 256 sectors. The Sector Number register specifies the beginning sector. Buffer data followed by ECC bytes are written to the sector's data field.

If an error occurs during a multiple sector write, writing terminates at the erred sector. The host may read the command block to discern the error and erred sector. See the Error Posting section for Error and Status register contents.

At command completion, command block registers contain the last written sector's cylinder, head, and sector number (or LBA).

### WRITE LONG, 32 OR 33

This command is similar to the *write sectors* command but writes data and ECC bytes directly from the sector buffer; the drive does not generate ECC bytes itself. Only single sector write long operations are supported.

### READ VERIFY SECTOR(S), 40 OR 41

This command, identical to the *read sectors* command, transfers no data and resets DRQ. When the requested sectors are verified, the drive clears BSY and generates an interrupt.

If an error occurs, verify terminates at the erred sector. The Sector Count register contains the number of unverified sectors.

Upon command completion, command block registers contain the last verified sector's cylinder, head, and sector number (or LBA).

### FORMAT TRACK, 50

This command marks a track's sectors as "deleted." The next time a reclamation procedure is invoked, these sectors are returned to the available flash-memory pool.

Cylinder High and Cylinder Low registers specify the track address (or LBA). The Sector Count register specifies the number of sectors. When the command is accepted, the drive sets DRQ and waits for the host to fill the sector buffer. The sector buffer's contents are not written to the media and are, in fact, ignored. The drive then clears DRQ, sets BSY, and begins command execution.

### SEEK, 7X

This command completes and immediately returns successful seek status.

### EXECUTE DRIVE DIAGNOSTIC, 90

This command performs internal self-diagnostic tests. The drive posts its diagnostic results, clears BSY, generates an interrupt, and loads its Error register's status code. Table 6 shows 8-bit Error register diagnostic codes.



Table 6: Diagnostic Codes

Code	Description
01h	No error detected
02h	Formatter device error
03h	Sector buffer error
04h	ECC circuitry error
05h	Controlling microprocessor error
8xh	Drive 1 failed (not used)

#### INITIALIZE DRIVE PARAMETERS, 91

This command sets the sectors per track (Sector Count register) and the number of heads (minus 1) per cylinder (Drive/Head register). Upon command receipt, the drive sets BSY, saves the parameters, clears BSY, and generates an interrupt.

This command does not check sector-count and head-value validity. If invalid, no error is posted until another command makes an illegal access.

#### STANDBY IMMEDIATE, 94 OR E0

This command places the drive in standby mode. The drive sets the interrupt before completing the standby mode transition. If the drive is already in standby, the standby sequence is not re-executed.

#### IDLE IMMEDIATE, 95 OR E1

At this command, the drive sets BSY, enters idle mode, clears BSY, and generates an interrupt (even if it has not fully transitioned to idle mode).

#### STANDBY, 96 OR E2

This command places the drive in standby mode. The drive sets the interrupt before transitioning to standby mode. If the drive is already in standby mode, the standby sequence is not re-executed.

A non-zero Sector Count register value enables the automatic power down sequence and begins timer count-down when the drive returns to idle mode. If the Sector Count register is zero, the automatic power-down sequence is disabled.

#### IDLE, 97 OR E3

Idle causes the drive to set BSY, enter idle mode, clear BSY, and generate an interrupt (even if the drive has not fully transitioned to idle mode). The

spinup sequence is not executed if the drive is already active.

If the Sector Count register is non-zero then the automatic power-down sequence is enabled and the timer immediately begins counting down. If the Sector Count register is zero, the automatic power-down sequence is disabled.

#### CHECK POWER MODE, 98 OR E5

This command checks the power mode. If the drive is in, going to, or recovering from standby mode, it:

- sets BSY
- resets (00h) the Sector Count register
- clears BSY
- generates an interrupt.

If it is in idle mode, the drive:

- sets BSY
- sets the Sector Count register to FFh
- clears BSY
- generates an interrupt.

#### SET SLEEP MODE, 99 OR E6

This command places the drive in sleep mode. The drive powers down all internal circuitry, clears BSY, generates an interrupt, and deactivates the interface. If the drive is already asleep, the sleep sequence is not re-executed.

A drive does not self-power-on or remain in sleep mode following host reset. Power-on, hardware reset, or host-issued software reset are the only exit from sleep mode.

#### READ MULTIPLE, C4

The *read multiple* command is similar to the *read sectors* command. An interrupt is not generated by every sector but by a block transfer. The *set multiple mode* command, which must be executed prior to the *read multiple* command, determines the sector block count to be transferred without intervening interrupts. DRQ qualification is required only at the data block's start, not at each sector.

The Sector Count register contains the number of sectors requested (not the number of blocks or the

## Flash Drive iFD005P2SA/iFD010P2SA

block count). If a non-even block count is requested, all possible full blocks are transferred followed by a partial block; remainder of (sector count / block count).

The *read multiple* command is rejected with an aborted-command error if it is executed before a *set multiple mode* command or if *read multiple* commands are disabled.

Disk errors encountered during *read multiple* commands are posted at the beginning of a block or partial block transfer. DRQ is still set and the data, including corrupted-data, transfers normally.

Command block register contents are undefined following a sector-in-error data block transfer. The host should retry the transfer as individual requests to obtain error information.

Subsequent or partial blocks are transferred only if the data-error was correctable. Other errors stop the command after transferring the error-containing block. Interrupts are generated when the beginning of each block or partial block transfer sets DRQ.

### WRITE MULTIPLE, C5

This command is similar to the *write sectors* command. The drive sets BSY within 400 nsec after the command. Interrupts don't occur after each sector transfer but after a block transfer. The *set multiple* command executed prior to the *write multiple* command defines the number of sectors transferred without intervening interrupts. DRQ transfer-qualification is required only at the data block start, not at each sector.

The Sector Count register contains the number of sectors requested (not the number of blocks or the block count). If a non-even block count is requested, all possible full blocks are transferred followed by a partial block; remainder of (sector count / block count).

The *write multiple* command is rejected with an aborted-command error if it is executed before a *set multiple mode* command or if *write multiple* commands are disabled.

Disk errors during *write multiple* commands are posted after the attempted block or partial block

disk write. The *write multiple* command ends with the erred sector, even if it was in the middle of a block; subsequent blocks are not transferred. Setting DRQ generates interrupts at the beginning of each block or partial block.

Command block register contents are undefined following a sector-in-error data block transfer. The host should retry the transfer as individual requests to obtain error information.

### SET MULTIPLE MODE, C6

This command lets the drive perform read- and write-multiple operations and establishes the command block count. At the command, the drive sets BSY and checks the Sector Count register.

The Sector Count register receives the sectors-per-block number. The flash drive supports 2, 4, 8, and 16 sector block sizes.

If the Sector Count register value is valid and the block count is supported, command execution is enabled and subsequent *read-* and *write-multiple* commands use this value. If a block count is not supported or the Sector Count register contains 0, an aborted-command error is posted, and *read-* and *write-multiple* commands are disabled.

At power-on, or after hardware reset, *read-* and *write-multiple* modes are disabled (default).

### READ DMA, C8 OR C9

This command is not supported.

### WRITE DMA, CA OR CB

This command is not supported.

### READ BUFFER, E4

This command allows the host to read sector buffer contents. When issued, the drive sets BSY, sets the sector buffer for a read operation, sets DRQ, clears BSY, and generates an interrupt. The host then reads up to 512 data bytes.

The drive synchronizes *write* and *read buffer* commands so sequential commands access the same 512 buffer bytes.

## WRITE BUFFER, E8

This command allows the host to overwrite the drive's sector buffer contents with any data pattern. The drive synchronizes *write* and *read buffer* commands so sequential commands access the same 512 buffer bytes.

## IDENTIFY DRIVE, EC

The *identify drive* command allows the host to receive drive parameter information. When issued, the drive sets BSY, transfers parameter information in the sector buffer, sets DRQ, and generates an

interrupt. The host then reads the sector buffer. Table 7 defines arguments and their meanings. Reserved bits or words are zero.

## SET FEATURES, EF

Contact Intel for *set features* command options.

## Error Posting

Table 8 defines each command's valid errors. See Error and Status register bit definitions.

Table 7. Identify Drive Arguments

Word <sup>1</sup>	Bit	Description
0		General configuration bit-significant information:
	15	1 = non-magnetic drive
	14	0 = format speed tolerance gap not required
	13	0 = track offset option available
	12	0 = data strobe offset option available
	11	0 = rotational speed tolerance is > 0.5%
	10	0 = disk transfer rate > 10 Mbps
	9	1 = disk transfer rate > 5 Mbps but ≤ 10 Mbps
	8	0 = disk transfer rate ≤ 5 Mbps
	7	0 = removable cartridge drive
	6	1 = fixed drive
	5	0 = spindle motor control option implemented
	4	0 = head switch time > 15 μsec
	3	1 = not MFM encoded
	2	1 = soft sectoring
	1	0 = hard sectoring
	0	0 = reserved
1 <sup>2</sup>		Number of cylinders in the default translation mode
3 <sup>2</sup>		Number of heads in the default translation mode
4 <sup>2</sup>		Number of unformatted bytes per track in the default translation mode
5 <sup>2</sup>		Number of unformatted bytes per sector in the default translation mode
6 <sup>2</sup>		Number of sectors per track in the default translation mode
10-19		Serial No. 20 ASCII chars, right justified, space padded (20h); 0000h=not specified
20 <sup>3</sup>		Buffer Type
		0000h Not specified; 0004h-FFFFh Reserved
		0001h Single port single sector buffer; no simultaneous host-disk transfer
		0002h Dual port multi-sector buffer; simultaneous host-disk transfers
21		0003h Dual port multi-sector buffer; simultaneous transfers with read caching
		Buffer size in 512-byte increments (0000h=not specified)

Table 7. Identify Drive Arguments (continued)

Word <sup>1</sup>	Bit	Description
22		Number of ECC bytes passed on <i>read/write long</i> commands (0000h=not specified)
23-26		Firmware rev.; 8 ASCII chars, left justified, space padded (20h); 0000h=not specified
27-46		Model No. 40 ASCII chars, left justified, space padded (20h); 0000h=not specified
47	7-0	Max <i>read/write multiple</i> sectors transferred/interrupt (00h=not allowed)
48		0000h = cannot perform doubleword I/O; 0001h = can perform doubleword I/O
49	15-10	Capabilities; 0 = reserved
	9	1 = LBA mode supported; 0 = CHS mode supported
	8	1 = DMA supported; 0 = DMA not supported
51 <sup>4</sup>	15-8	PIO data transfer cycle timing mode
52	15-8	DMA data transfer cycle timing mode (not supported)
54		Number of current cylinders in the current translation mode
55		Number of current heads in the current translation mode
56		Number of current sectors-per-track in the current translation mode
57-58		Current sector capacity, excluding device-specific sectors, = words (54 * 55 * 56)
59	8	1 = Multiple sector setting, bits 7-0, is valid
	7-0	No. of sectors set to transfer per interrupt on <i>read/write multiple</i> commands
60-61		Total number of user addressable sectors if LBA mode is supported, CHS mode = 0
62	15-8	Single-word DMA transfer mode active, indicated by bits 7-0; (not supported)
	7-0	Single-word DMA transfer modes available; (not supported)
63	15-8	Multi-word DMA transfer mode active, indicated by bits 7-0; (not supported)
	7-0	Multi-word DMA transfer modes available; (not supported)

- Words not listed are ATA or Intel reserved.
- Initialize drive parameters does not affect words 1-6.
- These codes, not typically used by an operating system, are for diagnostic program initialization.

- Each ATA device's transfer timing falls into unique parametric timing specification categories, determined by comparing the cycle time specified in figure 7 with bits 15-8. Mode 0 is the default timing.



Table 8. Register Contents During Error Posting

Command	Error Register						Status Register				
	BBK	UNC	IDNF	ABRT	TK0NF	AMNF	DRDY	DWF	DSC	CORR	ERR
Check Power Mode				V			V	V	V		V
Execute Drive Diags											V
Format Track			V	V			V	V	V		V
Identify Drive				V			V	V	V		V
Idle				V			V	V	V		V
Idle Immediate				V			V	V	V		V
Initialize Drive params							V	V	V		V
Recalibrate				V	V		V	V	V		V
Read Buffer				V			V	V	V		V
Read DMA	V	V	V	V		V	V	V	V	V	V
Read Long	V	V	V	V		V	V	V	V	V	V
Read Multiple	V	V	V	V		V	V	V	V	V	V
Read Sector(s)	V	V	V	V		V	V	V	V	V	V
Read Verify Sector(s)	V	V	V	V		V	V	V	V	V	V
Seek			V	V			V	V	V		V
Set Features				V			V	V	V		V
Set Multiple Mode				V			V	V	V		V
Sleep				V			V	V	V		V
Standby				V			V	V	V		V
Standby Immediate				V			V	V	V		V
Write Buffer				V			V	V	V		V
Write DMA	V		V	V			V	V	V		V
Write Long	V		V	V			V	V	V		V
Write Multiple	V		V	V			V	V	V		V
Write Same	V		V	V			V	V	V		V
Write Sector(s)	V		V	V			V	V	V		V
Write Verify	V	V	V	V		V	V	V	V	V	V
Invalid Command				V			V	V	V		V

V = Valid for this command

# Flash Drive iFD005P2SA/iFD010P2SA

## ABSOLUTE MAXIMUM RATINGS\*

Operating temperature<sup>1</sup> .....0°C to +60°C  
 Storage temperature .....-30°C to +70°C  
 Any pin voltage, from ground<sup>2</sup> .....-2.0V to +7.0V  
 VCC voltage, from ground .....-0.5V to +6.0V

### NOTES:

1. Operating temperature is for commercial product defined by this specification.
2. Minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 20ns. Maximum DC output-pin voltage is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 20ns.

*\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may permanently damage the flash drive. This is a stress rating only. Flash drive functional operation at or beyond conditions in this specification's operational sections is not implied. Extended exposure to absolute maximum rating conditions may affect flash drive reliability.*

NOTICE: This data sheet contains initial production-development and sampling-phase information. Specifications may change without notice. Obtain the latest data sheet from your local Intel sales office before finalizing a design.

## DC CHARACTERISTICS: TA = 0°C to 60°C, Vcc = 4.75V to 5.25V

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
ILI	Input Leakage Current			±1	±20	µA	Vcc = Vcc Max VIN = Vcc or GND
ILO	Output Leakage Current			±1	±20	µA	Vcc = Vcc Max VIN = Vcc or GND
ICCR	Vcc Read Current			100		mA	
ICCW	Vcc Write Current			140		mA	
ICCI	Vcc Idle Current	1		2	80	mA	
ICCS	Vcc Standby Current	2		2		mA	
ICCE	Vcc Reclamation (erase) Current			140		mA	
ICCSL	Vcc Sleep Current	1, 2, 3		2		mA	
ICCP	Vcc Peak Current at VPP Startup			700		mA	
VIL	Input Low Voltage		-0.5		0.8	V	
VIH	Input High Voltage		2.0		Vcc+0.3	V	
VOL	Output Low Voltage		Vss		0.45	V	Vcc = Vcc Min
VOH	Output High Voltage		2.4		Vcc	V	Vcc = Vcc Min

1. ICCI Max current applies only when a host *idle* command forces the drive into idle mode. If no activity is detected after about 1.5 seconds, the drive automatically transitions to standby mode.

2. Standby and Sleep modes are equivalent.

3. After command completion, the drive enters standby mode. It wakes and responds to a host command within 10 ms.






Figure 5. Attribute and Memory-mode Timing Diagram

Table 10. Attribute and Memory-mode Timing Parameters

READ					
Symbol	IEEE	Parameter	Min	Max	Units
t1	tAVAVR	Read cycle time	300		ns
t2	tAVQV	Address access time		300	ns
t3	tELQV	Card Enable access time		300	ns
t4	tGLQNZ	Output Enable to data change	5		ns
t5	tGLQV	Output Enable access time		150	ns
t6	tGLWIV	Wait valid from Output Enable		35	ns
t7	twLWiH	Wait pulse width		12	μs
t8	tQVWiH	Data setup for Wait released	0		ns
t9	tAXQX	Data valid after address change	0		ns
t10	tGHEH	Card Enable hold time	20		ns
t11	tEHQZ	Data disable from Card Enable high		100	ns
t12	tGHQZ	Data disable from Output Enable high		100	ns



Table 10. Attribute and Memory-mode Timing Parameters (continued)

WRITE					
Symbol	IEEE	Parameter	Min	Max	Units
t <sub>0</sub>	tAVAVW	Write cycle time	200		ns
t <sub>13</sub>	tAVWH	Address valid to Write Enable high	140		ns
t <sub>14</sub>	tELWH	Card Enable to Write Enable high	140		ns
t <sub>15</sub>	tWLWH	Write Enable pulse width high	120		ns
t <sub>16</sub>	tDVWH	Data valid to Write Enable high	60		ns
t <sub>17</sub>	tAVWL	Address valid to Write Enable low	20		ns
t <sub>18</sub>	tELWL	Card Enable setup to Write Enable low	0		ns
t <sub>19</sub>	tWLQZ	Write Enable to previous read-data disabled		90	ns
t <sub>20</sub>	tWHDX	Data hold after Write Enable high	30		ns
t <sub>21</sub>	tWHQNZ	Data driven after Write Enable high	5		ns
t <sub>22</sub>	tWHAX	Address hold after Write Enable high	30		ns




Figure 6. I/O-Mode Timing Diagram

Table 11. I/O-Mode Timing Parameters

READ					
Symbol	IEEE	Parameter	Min	Max	Units
t <sub>50</sub>	t <sub>AVAVR</sub>	Read cycle time	300		ns
t <sub>51</sub>	t <sub>AVIGL</sub>	Address valid to IORD# low	70		ns
t <sub>52</sub>	t <sub>RGLIGL</sub>	REG# low to IORD# low	5		ns
t <sub>53</sub>	t <sub>ELIGL</sub>	Card Enable to IORD# low	5		ns
t <sub>54</sub>	t <sub>IGLIGH</sub>	IORD# pulse width	165		ns
t <sub>55</sub>	t <sub>IGLOV</sub>	IORD# to data valid	100		ns
t <sub>56</sub>	t <sub>IGLIAL</sub>	IORD# low to INPACK# low	0	45	ns
t <sub>57</sub>	t <sub>IGLWTL</sub>	IORD# low to WAIT# low		35	ns
t <sub>58</sub>	t <sub>WTLWTH</sub>	WAIT# pulse width		12	μs
t <sub>59</sub>	t <sub>WTHQV</sub>	WAIT# to Data valid		35	ns
t <sub>60</sub>	t <sub>IGHQX</sub>	Data hold after IORD# high	0		ns
t <sub>61</sub>	t <sub>IGHAX</sub>	Address hold after IORD# high	20		ns
t <sub>62</sub>	t <sub>IGHRGH</sub>	IORD# high to REG# high	0		ns
t <sub>63</sub>	t <sub>IGHEH</sub>	IORD# high to Card Enable high	20		ns
t <sub>64</sub>	t <sub>IGHIAH</sub>	IORD# high to INPACK# high		45	ns
t <sub>65</sub>	t <sub>AVISH</sub>	Address change to IOIS16# high		35	ns
t <sub>66</sub>	t <sub>IAVISL</sub>	Address valid to IOIS16# low		35	ns
WRITE					
Symbol	IEEE	Parameter	Min	Max	Units
t <sub>50</sub>	t <sub>AVAVR</sub>	Write cycle time	300		ns
t <sub>51</sub>	t <sub>AVIWL</sub>	Address valid to IOWR# low	70		ns
t <sub>52</sub>	t <sub>RGLIWL</sub>	REG# low to IOWR# low	5		ns
t <sub>53</sub>	t <sub>ELIWL</sub>	Card Enable to IOWR# low	5		ns
t <sub>54</sub>	t <sub>WLIWH</sub>	IOWR# pulse width	165		ns
t <sub>57</sub>	t <sub>WLIWTL</sub>	IOWR# low to WAIT# low		35	ns
t <sub>58</sub>	t <sub>WTLWTH</sub>	WAIT# pulse width		12	μs
t <sub>60</sub>	t <sub>WQHGX</sub>	Data hold after IOWR# high	30		ns
t <sub>61</sub>	t <sub>WQHAX</sub>	Address hold after IOWR# high	20		ns
t <sub>62</sub>	t <sub>WHRGH</sub>	IOWR# high to REG# high	0		ns
t <sub>63</sub>	t <sub>WHEH</sub>	IOWR# high to Card Enable high	20		ns
t <sub>65</sub>	t <sub>AVISH</sub>	Address change to IOIS16# high		35	ns
t <sub>66</sub>	t <sub>IAVISL</sub>	Address valid to IOIS16# low		35	ns
t <sub>70</sub>	t <sub>OVIWL</sub>	Data valid to IOWR#	60		ns




Figure 7. IDE-ATA Programmed I/O Timing Diagram

Table 12. IDE-ATA Programmed I/O Timing Parameters

Symbol	IEEE	Parameter	Min	Max	Units
t30	tIGLGL	Cycle time	333		ns
t31	tAVIGL	Address, HCS0#, HCS1#, to HIOR#/HIOW# setup	50		ns
t32	tIGLIGH	HIOR#/HIOW# pulse width	80		ns
t33	tdVIGH	Data setup to HIO16# high	20		ns
t34	tIGHDX	HIO16# data hold	10		ns
t35	tQVIGH	Data setup to HIOR# high		50	ns
t36	tIGHQX	HIOR# data hold	0	5	ns
t37	tAVISL	Address, HCS0#, HCS1#, valid to HIO16# assertion	0	30	ns
t38	tAXISH	Address, HCS0#, HCS1#, valid to HIO16# negation		20	ns
t39	tIGHAX	HIOR#/HIOW# to address, HCS0#, HCS1#, invalid	10		ns

7

## ORDERING INFORMATION

iFD005P2SAXXXXX  
iFD010P2SAXXXXX

Where:

i = Intel  
FD = Flash drive  
005, 010 = Density in Megabytes  
P = PCMCIA-ATA  
2 = PCMCIA Type-2 form factor  
S = Power supply voltage = 5V  
A = Revision or stepping number

# iFD005P2SA/010P2SA Flash Drive Product Brief

## Product Highlights

- PCMCIA-ATA Interface
  - PCMCIA-ATA interface and command set
  - Uses standard ATA host software driver
  - Compatible with PCMCIA 2.0 sockets
  - Compatible with 1.8" ATA-IDE sockets
  - Compatible with standard data compression utilities
- Low Battery Drain
  - Supports power management drive commands
  - Automatic integrated power management
  - 10 mW Sleep Mode
- High Performance
  - No Spinup Time
  - No Rotational Latency
  - Seek Time < 1msec
- Extremely Rugged and Reliable
  - Solid-state reliability
  - 1000G Operating & Non-operating Shock
  - 250K Power-on Hour MTBF
- Absolute Silent Operation
- Small Size, Low Weight
  - PCMCIA Type 2 form factor
  - 65 gms (2.0 oz.)
- 5, 10Mbyte versions
- Embedded Flash Memory Management
- Non volatile (Zero-Power Data Retention)
  - No Batteries Required
- Uses ETOX™ flash Memory Technology Chips
  - Intel FlashFile™ Architecture
- Single +5 Volt Supply



Intel's Flash Drive brings the mass storage advantages of Intel's FlashFile™ memory to mobile computers equipped with the PCMCIA-ATA hard disk drive interface. Offering up to 10 megabytes of nonvolatile storage, the iFD010P2SA provides the battery life, performance, ruggedness, reliability and totally silent operation needed by leading edge mobile computing applications.

The flash drive extends the system battery life by only using power when it needs it. There are no spinning disks continually consuming power. Automatic integrated power management reduces current without special system BIOS support. Systems can have battery life extended up to 100% by the flash drive.

The flash drive is interface compatible with PCMCIA-ATA magnetic drives, so using the flash drive is as easy as replacing the disk drive with a flash drive. No additional system software drivers are typically required.

With its Type 2, 5mm form factor the flash drive is very compact, only one half the thickness of a 1.8" Type 3 hard disk drive, allowing two cards to occupy the space of one disk drive.

The flash drive's solid state construction yields high performance and a 1000g shock specification, and flash memory reliability provide the ultimate in data integrity for critical data applications.

intel®



## Specification Summary

<b>Capacity</b> (CHS Auto-Translate)			Bytes (cylinders, heads, sectors)
Formatted	iFD005	5M	5,242,880
	iFD010	10M	10,653,696
<b>Environmental</b>			
Temperature, operating/non-operating			0°C to 60°C / -20°C to +85°C
Temperature Gradient			20°C/hr
Humidity, Operating (non-cond, 26% wet bulb)			5 to 95% RH
Altitude, Operating			-200 to 40K ft (-60 to 12Km)
<b>Interface</b>			
System			68-pin, PCMCIA-ATA
			PCMCIA, PC Card Standard, Release 2.02
			PCMCIA-ATA Standard, Release 1.01
			68-pin, 1.8" ATA-IDE (a.k.a. "68 pin ATA")
<b>Performance (Typical)</b>			
Seek Time (Maximum or Track-to-track)			< 1 ms
Controller Overhead (Command to DRQ)			< 1 ms
Rotational Latency			0 ms
Spinup Time via Command, Power-on to ready			10ms/20ms (Read/Write), 5s (max)
Media Transfer Rate			8.0 .27 MB/s (Read/Write)
Interface Transfer Rate			5.0 MB/s Burst*
Sustained Transfer Rate			4.0 .27 MB/s (Read/Write)
Buffer Size			32 KB
<b>Power (RMS, Typical)</b>			
Read		500	mW
Write		700	mW
Reclamation (additional to above)		200	mW
Idle		400	mW
Standby		150	mW
Sleep mode		10	mW
Supply Voltage			5.0V $\pm$ 5%
<b>Reliability</b>			
MTBF (TA = 25°C)			250K power-on-hours (typical usage)
Read Error Rate (with retries and ECC)			1 in 10 <sup>14</sup> bits read (min, tested)
Start/Stop Cycles			not applicable
ECC			32 bits per sector (Optimized for flash memory)
<b>Ruggedness</b>			
Shock, op/non-operating			1000 G, any axis or direction
Vibration, op/non-operating			15+ G, 10-500Hz, any axis or direction
<b>Size</b>			PCMCIA Type 2
Length		85.6mm	(3.37")
Width		54.0mm	(2.126")
Thickness		5.0mm	(0.196")
<b>Weight</b> (with mounting hardware)			65gms (2.0 oz.)
<b>Noise</b> (Sound Pressure Level)			Absolutely silent operation (0 SPL)

## Specification Summary

Capacity (CIS Auto Transfer)	3M
Formatted	10M
Environment	0°C to 60°C (-32°F to 140°F)
Temperature (operation)	0°C to 60°C (-32°F to 140°F)
Temperature (storage)	0°C to 60°C (-32°F to 140°F)
Humidity (operation)	20% to 80% RH
Humidity (storage)	20% to 80% RH
Altitude (operation)	0 to 10,000 ft (0 to 3,000 m)
Altitude (storage)	0 to 10,000 ft (0 to 3,000 m)
Interface	ATA-100
System	PCMCIA Type 2
Performance (Typical)	
Seek Time (Random or Track-to-track)	< 10 ms
Controller Overhead (Command to DRQ)	< 10 ms
Rotational Latency	0 ms
Setup Time via Command, Power-on to ready	10 ms
Media Transfer Rate	8.0 MB/s (Read/Write)
Interface Transfer Rate	8.0 MB/s (Read/Write)
Sustained Transfer Rate	4.0 MB/s (Read/Write)
Buffer Size	32 KB
Power (RMS, Typical)	
Read	300 mW
Write	300 mW
Reclamation (additional to above)	300 mW
Idle	400 mW
Standby	150 mW
Sleep mode	10 mW
Supply Voltage	3.0V ±5%
Reliability	
MTBF (T = 35°C)	1,000,000 hours
Read Error Rate (with retries and ECC)	1 in 10 <sup>14</sup> bits read (mean value)
Start/Stop Cycles	not applicable
ECC	32 bits per sector (optional for high capacity)
Features	
Shock, option-operating	100 G, any axis or direction
Vibration, option-operating	12 G, 10-2000 Hz, any axis or direction
Size	
Length	85 mm (3.35")
Width	54 mm (2.13")
Thickness	5.0 mm (0.197")
Weight (with mounting hardware)	80 gms (2.8 oz.)
Noise (Sound Pressure Level)	Absolutely silent operation (0 dBA)

Capacity (CIS Auto Transfer)	3M
Formatted	10M
Environment	0°C to 60°C (-32°F to 140°F)
Temperature (operation)	0°C to 60°C (-32°F to 140°F)
Temperature (storage)	0°C to 60°C (-32°F to 140°F)
Humidity (operation)	20% to 80% RH
Humidity (storage)	20% to 80% RH
Altitude (operation)	0 to 10,000 ft (0 to 3,000 m)
Altitude (storage)	0 to 10,000 ft (0 to 3,000 m)
Interface	ATA-100
System	PCMCIA Type 2
Performance (Typical)	
Seek Time (Random or Track-to-track)	< 10 ms
Controller Overhead (Command to DRQ)	< 10 ms
Rotational Latency	0 ms
Setup Time via Command, Power-on to ready	10 ms
Media Transfer Rate	8.0 MB/s (Read/Write)
Interface Transfer Rate	8.0 MB/s (Read/Write)
Sustained Transfer Rate	4.0 MB/s (Read/Write)
Buffer Size	32 KB
Power (RMS, Typical)	
Read	300 mW
Write	300 mW
Reclamation (additional to above)	300 mW
Idle	400 mW
Standby	150 mW
Sleep mode	10 mW
Supply Voltage	3.0V ±5%
Reliability	
MTBF (T = 35°C)	1,000,000 hours
Read Error Rate (with retries and ECC)	1 in 10 <sup>14</sup> bits read (mean value)
Start/Stop Cycles	not applicable
ECC	32 bits per sector (optional for high capacity)
Features	
Shock, option-operating	100 G, any axis or direction
Vibration, option-operating	12 G, 10-2000 Hz, any axis or direction
Size	
Length	85 mm (3.35")
Width	54 mm (2.13")
Thickness	5.0 mm (0.197")
Weight (with mounting hardware)	80 gms (2.8 oz.)
Noise (Sound Pressure Level)	Absolutely silent operation (0 dBA)

Order Number: 30708-001

© 1997 Compaq Computer Corporation. All rights reserved. Compaq, the Compaq logo, and other marks contained herein are trademarks of Compaq Computer Corporation. Other marks contained herein are trademarks of their respective owners.









## A28F400BX-T/B

### 4-MBIT (256K x16, 512K x8) BOOT BLOCK FLASH MEMORY FAMILY

*Automotive*

- **x8/x16 Input/Output Architecture**
  - A28F400BX-T, A28F400BX-B
  - For High Performance and High Integration 16-bit and 32-bit CPUs
- **Optimized High Density Blocked Architecture**
  - One 16 KB Protected Boot Block
  - Two 8 KB Parameter Blocks
  - One 96 KB Main Block
  - Three 128 KB Main Blocks
  - Top or Bottom Boot Locations
- **Extended Cycling Capability**
  - 1,000 Block Erase Cycles
- **Automated Word/Byte Write and Block Erase**
  - Command User Interface
  - Status Register
  - Erase Suspend Capability
- **SRAM-Compatible Write Interface**
- **Automatic Power Savings Feature**
  - 1 mA Typical  $I_{CC}$  Active Current in Static Operation
- **Very High-Performance Read**
  - 90 ns Maximum Access Time
  - 45 ns Maximum Output Enable Time
- **Low Power Consumption**
  - 25 mA Typical Active Read Current
- **Deep Power-Down/Reset Input**
  - Acts as Reset for Boot Operations
- **Automotive Temperature Operation**
  - $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- **Write Protection for Boot Block**
- **Hardware Data Protection Feature**
  - Erase/Write Lockout During Power Transitions
- **Industry Standard Surface Mount Packaging**
  - JEDEC ROM Compatible
  - 44-Lead PSOP
- **12V Word/Byte Write and Block Erase**
  - $V_{PP} = 12\text{V} \pm 5\%$  Standard
- **ETOX™ III Flash Technology**
  - 5V Read

Intel's 4-Mbit Flash Memory Family is an extension of the Boot Block Architecture which includes block-selective erasure, automated write and erase operations and standard microprocessor interface. The 4-Mbit Flash Memory Family enhances the Boot Block Architecture by adding more density and blocks, x8/x16 input/output control, very high speed, low power, an industry standard ROM compatible pinout and surface mount packaging. The 4-Mbit flash family is an easy upgrade from Intel's 2-Mbit Boot Block Flash Memory Family.

The Intel A28F400BX-T/B are 16-bit wide flash memory offerings optimized to meet the rigorous environmental requirements of Automotive Applications. These high density flash memories provide user selectable bus operation for either 8-bit or 16-bit applications. The A28F400BX-T and A28F400BX-B are 4,194,304-bit non-volatile memories organized as either 524,288 bytes or 262,144 words of information. They are offered in 44-Lead plastic SOP packages. The x8/x16 pinout conforms to the industry standard ROM/EPROM pinout. Read and Write characteristics are guaranteed over the ambient temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

These devices use an integrated Command User Interface (CUI) and Write State Machine (WSM) for simplified word/byte write and block erasure. The A28F400BX-T provide block locations compatible with Intel's MCS-186 family, 80286, i386™, i486™, i860™ and 80960CA microprocessors. The A28F400BX-B provides compatibility with Intel's 80960KX and 80960SX families as well as other embedded microprocessors.

The boot block includes a data protection feature to protect the boot code in critical applications. With a maximum access time of 90 ns, these 4-Mbit flash devices are very high performance memories which interface at zero-wait-state to a wide range of microprocessors and microcontrollers.

Manufactured on Intel's 0.8 micron ETOX™ III process, the 4-Mbit flash memory family provides world class quality, reliability and cost-effectiveness at the 4-Mbit density level.

## 1.0 PRODUCT FAMILY OVERVIEW

Throughout this datasheet the A28F400BX refers to both the A28F400BX-T and A28F400BX-B devices. Section 1 provides an overview of the 4-Mbit flash memory family including applications, pinouts and pin descriptions. Section 2 describes in detail the specific memory organization for the A28F400BX. Section 3 provides a description of the family's principles of operations. Finally the family's operating specifications are described.

### 1.1 Main Features

The A28F400BX boot block flash memory family is a very high performance 4-Mbit (4,194,304 bit) memory family organized as either 256-KWords (262,144 words) of 16 bits each or 512-Kbytes (524,288 bytes) of 8 bits each.

**Seven Separately Erasable Blocks** including a **Hardware-Lockable boot block** (16,384 Bytes), **Two parameter blocks** (8,192 Bytes each) and **Four main blocks** (1 block of 98,304 Bytes and 3 blocks of 131,072 Bytes) are included on the 4-Mbit family. An erase operation erases one of the main blocks in typically 3 seconds and the boot or parameter blocks in typically 1.5 seconds independent of the remaining blocks. Each block can be independently erased and programmed 1,000 times.

**The Boot Block** is located at either the top (A28F400BX-T) or the bottom (A28F400BX-B) of the address map in order to accommodate different microprocessor protocols for boot code location. The **hardware lockable boot block** provides the most secure code storage. The boot block is intended to store the kernel code required for booting-up a system. When the **RP#** pin is between 11.4V and 12.6V the boot block is unlocked and program and erase operations can be performed. When the **RP#** pin is at or below 6.5V the boot block is locked and program and erase operations to the boot block are ignored.

The A28F400BX products are available in the ROM/EPROM compatible pinout and housed in the 44-Lead PSOP (Plastic Small Outline) package as shown in Figure 3.

The **Command User Interface (CUI)** serves as the interface between the microprocessor or microcontroller and the internal operation of the A28F400BX flash memory.

**Program and Erase Automation** allows program and erase operations to be executed using a two-write command sequence to the CUI. The internal Write State Machine (WSM) automatically executes

the algorithms and timings necessary for program and erase operations, including verifications, thereby unburdening the microprocessor or microcontroller. Writing of memory data is performed in word or byte increments typically within 9  $\mu$ s which is a 100% improvement over previous flash memory products.

The **Status Register (SR)** indicates the status of the WSM and whether the WSM successfully completed the desired program or erase operation.

Maximum Access Time of **90 ns (TACC)** is achieved over the automotive temperature range, 10%  $V_{CC}$  supply range (4.5V to 5.5V) and 100 pF output load.

**Ipp maximum Program current is 40 mA for x16 operation and 30 mA for x8 operation. Ipp Erase current is 30 mA maximum. Vpp erase and programming voltage is 11.4V to 12.6V ( $V_{PP} = 12V \pm 5\%$ ) under all operating conditions. Typical ICC Active Current of 25 mA is achieved.**

The 4-Mbit boot block flash memory family is also designed with an Automatic Power Savings (APS) feature to minimize system battery current drain and allows for very low power designs. Once the device is accessed to read array data, APS mode will immediately put the memory in static mode of operation where  $I_{CC}$  active current is typically 1 mA until the next read is initiated.

When the **CE#** and **RP#** pins are at  $V_{CC}$  and the **BYTE#** pin is at either  $V_{CC}$  or GND the **CMOS Standby** mode is enabled where  $I_{CC}$  is typically **80  $\mu$ A**.

A **Deep Power-Down Mode** is enabled when the **RP#** pin is at ground minimizing power consumption and providing write protection during power-up conditions. **ICC current** during deep power-down mode is **50  $\mu$ A typical**. An initial maximum access time or Reset Time of 300 ns is required from **RP#** switching until outputs are valid. Equivalently, the device has a maximum wake-up time of 210 ns until writes to the Command User Interface are recognized. When **RP#** is at ground the WSM is reset, the Status Register is cleared and the entire device is protected from being written to. This feature prevents data corruption and protects the code stored in the device during system reset. The system Reset pin can be tied to **RP#** to reset the memory to normal read mode upon activation of the Reset pin. With on-chip program/erase automation in the 4-Mbit family and the **RP#** functionality for data protection, when the CPU is reset and even if a program or erase command is issued, the device will not recognize any operation until **RP#** returns to its normal state.

**For the A28F400BX, Byte-wide or Word-wide Input/Output Control** is possible by controlling the BYTE# pin. When the BYTE# pin is at a logic low the device is in the byte-wide mode (x8) and data is read and written through DQ[0:7]. During the byte-wide mode, DQ[8:14] are tri-stated and DQ15/A-1 becomes the lowest order address pin. When the BYTE# pin is at a logic high the device is in the word-wide mode (x16) and data is read and written through DQ[0:15].

## 1.2 Applications

The 4-Mbit boot block flash memory family combines high density, high performance, cost-effective flash memories with blocking and hardware protection capabilities. Its flexibility and versatility will reduce costs throughout the product life cycle. Flash memory is ideal for Just-In-Time production flow, reducing system inventory and costs, and eliminating component handling during the production phase.

During the product life cycle, when code updates or feature enhancements become necessary, flash memory will reduce the update costs by allowing either a user-performed code change via floppy disk or a remote code change via a serial link. The 4-Mbit boot block flash memory family provides full function, blocked flash memories suitable for a wide range of automotive applications.

The 4-Mbit boot block flash memory family is designed with an Automatic Power-Down (APD) feature to minimize system power consumption and to provide very low power during power-up and power-down. A Deep Power-Down Mode is enabled when the RP# pin is at ground minimizing power consumption and providing write protection during power-up and power-down. Icc current during deep power-down mode is 50 nA typical. An initial maximum access time of 200 ns is required from RP# switch to first output valid. Subsequently, the device has a maximum wake-up time of 210 ns and writes to the Command User Interface and recognized. When RP# is at ground the WDM is reset. The Status Register is cleared and the entire device is protected from being written to. It is feature protected from data corruption and protects the code stored in the device during system reset. The Status Register pin can be tied to RP# to test the memory to non-read mode upon activation of the Reset pin. With on-chip program/erase accommodation in the 4-Mbit family and the RP# functionality for data protection, when the CPU is reset and even if a program or erase command is issued, the device will not reprogram any operation until RP# returns to its normal state.

Program and Erase Automation allows program and erase operations to be executed using a two-word command sequence to the CUI. The internal Write State Machine (WSM) automatically executes

the Boot Block is located at either the top (A28F400BX) or the bottom (A28F400BX-B) of the address map in order to accommodate different microprocessor protocols for boot code location. The hardware locked boot block provides the most secure code storage. The boot block is intended to store the kernel code required for booting up a system. When the RP# pin is between 1.4V and 12.5V the boot block is unlocked and program and erase operations can be performed. When the RP# pin is at or below 0.5V the boot block is locked and program and erase operations to the boot block are ignored.

The A28F400BX products are available in the ROM-BPROM compatible pinout and housed in the 44-lead PSOP (Plastic Small Outline) package as shown in Figure 2.

The Command User Interface (CUI) serves as the interface between the microprocessor or microcontroller and the kernel operation of the A28F400BX flash memory.

Program and Erase Automation allows program and erase operations to be executed using a two-word command sequence to the CUI. The internal Write State Machine (WSM) automatically executes






Figure 1. A28F400BX Interface to 8XC196KC

### 1.3 Pinouts

The A28F400BX 44-Lead PSOP pinout follows the industry standard ROM/EPROM pinout as shown in Figure 2.




Figure 2. PSOP Lead Configuration

## 1.4 A28F400BX Pin Descriptions

Symbol	Type	Name and Function
A <sub>0</sub> –A <sub>17</sub>	I	<b>ADDRESS INPUTS</b> for memory addresses. Addresses are internally latched during a write cycle.
A <sub>9</sub>	I	<b>ADDRESS INPUT:</b> When A <sub>9</sub> is at 12V the signature mode is accessed. During this mode A <sub>0</sub> decodes between the manufacturer and device ID's. When BYTE # is at a logic low only the lower byte of the signatures are read. DQ <sub>15</sub> /A <sub>–1</sub> is a don't care in the signature mode when BYTE # is low.
DQ <sub>0</sub> –DQ <sub>7</sub>	I/O	<b>DATA INPUTS/OUTPUTS:</b> Inputs array data on the second CE # and WE # cycle during a program command. Inputs commands to the command user interface when CE # and WE # are active. Data is internally latched during the write and program cycles. Outputs array, intelligent identifier and Status Register data. The data pins float to tri-state when the chip is deselected or the outputs are disabled.
DQ <sub>8</sub> –DQ <sub>15</sub>	I/O	<b>DATA INPUTS/OUTPUTS:</b> Inputs array data on the second CE # and WE # cycle during a program command. Data is internally latched during the write and program cycles. Outputs array data. The data pins float to tri-state when the chip is deselected or the outputs are disabled as in the byte-wide mode (BYTE # = "0"). In the byte-wide mode DQ <sub>15</sub> /A <sub>–1</sub> becomes the lowest order address for data output on DQ <sub>0</sub> –DQ <sub>7</sub> .
CE #	I	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. CE # is active low; CE # high deselects the memory device and reduces power consumption to standby levels. If CE # and RP # are high, but not at a CMOS high level, the standby current will increase due to current flow through the CE # and RP # input stages.
RP #	I	<b>RESET/POWER-DOWN:</b> Provides three-state control. Puts the device in deep power-down mode. Locks the boot block from program/erase. When RP # is at logic high level and equals 6.5V maximum the boot block is locked and cannot be programmed or erased. When RP # = 11.4V minimum the boot block is unlocked and can be programmed or erased. When RP # is at a logic low level the boot block is locked, the deep power-down mode is enabled and the WSM is reset preventing any blocks from being programmed or erased, therefore providing data protection during power transitions. When RP # transitions from logic low to logic high the flash memory enters the read array mode.
OE #	I	<b>OUTPUT ENABLE:</b> Gates the device's outputs through the data buffers during a read cycle. OE # is active low.
WE #	I	<b>WRITE ENABLE:</b> Controls writes to the Command Register and array blocks. WE # is active low. Addresses and data are latched on the rising edge of the WE # pulse.
BYTE #	I	<b>BYTE # ENABLE:</b> Controls whether the device operates in the byte-wide mode (x8) or the word-wide mode (x16). BYTE # pin must be controlled at CMOS levels to meet 130 $\mu$ A CMOS current in the standby mode. BYTE # = "0" enables the byte-wide mode, where data is read and programmed on DQ <sub>0</sub> –DQ <sub>7</sub> and DQ <sub>15</sub> /A <sub>–1</sub> becomes the lowest order address that decodes between the upper and lower byte. DQ <sub>8</sub> –DQ <sub>14</sub> are tri-stated during the byte-wide mode. BYTE # = "1" enables the word-wide mode where data is read and programmed on DQ <sub>0</sub> –DQ <sub>15</sub> .
V <sub>pp</sub>		<b>PROGRAM/ERASE POWER SUPPLY:</b> For erasing memory array blocks or programming data in each block. <b>Note:</b> V <sub>pp</sub> < V <sub>PPLMAX</sub> memory contents cannot be altered.
V <sub>CC</sub>		<b>DEVICE POWER SUPPLY (5V <math>\pm</math> 10%)</b>
GND		<b>GROUND:</b> For all internal circuitry.
NC		<b>NO CONNECT:</b> Pin may be driven or left floating.
DU		<b>DON'T USE PIN:</b> Pin should not be connected to anything.

## 2.0 A28F400BX WORD/BYTE-WIDE PRODUCTS DESCRIPTION




Figure 3. A28F400BX Word/Byte Block Diagram



## 2.1 A28F400BX Memory Organization

### 2.1.1 BLOCKING

The A28F400BX uses a blocked array architecture to provide independent erasure of memory blocks. A block is erased independently of other blocks in the array when an address is given within the block address range and the Erase Setup and Erase Confirm commands are written to the CUI. The A28F400BX is a random read/write memory, only erasure is performed by block.

#### 2.1.1.1 Boot Block Operation and Data Protection

The 16-Kbyte boot block provides a lock feature for secure code storage. The intent of the boot block is to provide a secure storage area for the kernel code that is required to boot a system in the event of power failure or other disruption during code update. This lock feature ensures absolute data integrity by preventing the boot block from being written or erased when RP# is not at 12V. The boot block can be erased and written when RP# is held at 12V for the duration of the erase or program operation. This allows customers to change the boot code when necessary while providing security when needed. See the Block Memory Map section for address locations of the boot block for the A28F400BX-T and A28F400BX-B.

#### 2.1.1.2 Parameter Block Operation

The A28F400BX has 2 parameter blocks (8 Kbytes each). The parameter blocks are intended to provide storage for frequently updated system parameters and configuration or diagnostic information. The parameter blocks can also be used to store additional boot or main code. The parameter blocks however, do not have the hardware write protection feature that the boot block has. The parameter blocks provide for more efficient memory utilization when dealing with parameter changes versus regularly blocked devices. See the Block Memory Map section for address locations of the parameter blocks for the A28F400BX-T and A28F400BX-B.

#### 2.1.1.3 Main Block Operation

Four main blocks of memory exist on the A28F400BX (3 x 128 Kbyte blocks and 1 x 96-Kbyte blocks). See the following section on Block Memory Map for the address location of these blocks for the A28F400BX-T and A28F400BX-B products.

## 2.1.2 BLOCK MEMORY MAP

Two versions of the A28F400BX product exist to support two different memory maps of the array blocks in order to accommodate different microprocessor protocols for boot code location. The A28F400BX-T memory map is inverted from the A28F400BX-B memory map.

### 2.1.2.1. A28F400BX-B Memory Map

The A28F400BX-B device has the 16-Kbyte boot block located from 00000H to 01FFFFH to accommodate those microprocessors that boot from the bottom of the address map at 00000H. In the A28F400BX-B the first 8-Kbyte parameter block resides in memory space from 02000H to 02FFFFH. The second 8-Kbyte parameter block resides in memory space from 03000H to 03FFFFH. The 96-Kbyte main block resides in memory space from 04000H to 0FFFFH. The three 128-Kbyte main block resides in memory space from 10000H to 1FFFFH, 20000H to 2FFFFH and 30000H to 3FFFFH (word locations). See Figure 4.




Figure 4. A28F400BX-B Memory Map

## 2.1.2.2 A28F400BX-T Memory Map

The A28F400BX-T device has the 16-Kbyte boot block located from 3E000H to 3FFFFH to accommodate those microprocessors that boot from the top of the address map. In the A28F400BX-T the first 8-Kbyte parameter block resides in memory space from 3D000H to 3DFFFH. The second 8-Kbyte parameter block resides in memory space from 3C000H to 3CFFFH. The 96-Kbyte main block resides in memory space from 30000H to 3BFFFH. The three 128-Kbyte main blocks reside in memory space from 20000H to 2FFFFH, 10000H to 1FFFFH and 00000H to 0FFFFH as shown below in Figure 5.




Figure 5. A28F400BX-T Memory Map

## 3.0 PRODUCT FAMILY PRINCIPLES OF OPERATION

Flash memory augments EPROM functionality with in-circuit electrical write and erase. The 4-Mbit flash family utilizes a Command User Interface (CUI) and internally generated and timed algorithms to simplify write and erase operations.

The CUI allows for 100% TTL-level control inputs, fixed power supplies during erasure and programming, and maximum EPROM compatibility.

In the absence of high voltage on the  $V_{PP}$  pin, the 4-Mbit boot block flash family will only successfully execute the following commands: Read Array, Read Status Register, Clear Status Register and Intelligent Identifier mode. The device provides standard EPROM read, standby and output disable operations. Manufacturer Identification and Device Identification data can be accessed through the CUI or through the standard EPROM  $A_9$  high voltage access ( $V_{ID}$ ) for PROM programming equipment.

The same EPROM read, standby and output disable functions are available when high voltage is applied to the  $V_{PP}$  pin. In addition, high voltage on  $V_{PP}$  allows write and erase of the device. All functions associated with altering memory contents: write and erase, Intelligent Identifier read and Read Status are accessed via the CUI.

The purpose of the Write State Machine (WSM) is to completely automate the write and erasure of the device. The WSM will begin operation upon receipt of a signal from the CUI and will report status back through a Status Register. The CUI will handle the  $WE\#$  interface to the data and address latches, as well as system software requests for status while the WSM is in operation.

## 3.1 Bus Operations

Flash memory reads, erases and writes in-system via the local CPU. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

Table 1. Bus Operations for WORD-WIDE Mode (BYTE# = V<sub>IH</sub>)

Mode	Notes	RP#	CE#	OE#	WE#	A <sub>9</sub>	A <sub>0</sub>	V <sub>PP</sub>	DQ <sub>0-15</sub>
Read	1, 2, 3	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	X	D <sub>OUT</sub>
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	X	X	High Z
Deep Power-Down	9	V <sub>IL</sub>	X	X	X	X	X	X	High Z
Intelligent Identifier (Mfr)	4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IL</sub>	X	0089H
Intelligent Identifier (Device)	4, 5	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IH</sub>	X	4470H 4471H
Write	6, 7, 8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	X	X	D <sub>IN</sub>

Table 2. Bus Operations for BYTE-WIDE Mode (BYTE = V<sub>IL</sub>)

Mode	Notes	RP#	CE#	OE#	WE#	A <sub>9</sub>	A <sub>0</sub>	A <sub>-1</sub>	V <sub>PP</sub>	DQ <sub>0-7</sub>	DQ <sub>8-14</sub>
Read	1, 2, 3	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	X	X	D <sub>OUT</sub>	High Z
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	X	High Z	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	X	X	X	High Z	High Z
Deep Power-Down	9	V <sub>IL</sub>	X	X	X	X	X	X	X	High Z	High Z
Intelligent Identifier (Mfr)	4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IL</sub>	X	X	89H	High Z
Intelligent Identifier (Device)	4, 5	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IH</sub>	X	X	70H 71H	High Z
Write	6, 7, 8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	X	X	X	D <sub>IN</sub>	High Z

#### NOTES:

1. Refer to DC Characteristics.
2. X can be V<sub>IL</sub>, V<sub>IH</sub> for control pins and addresses, V<sub>PPL</sub> or V<sub>PPH</sub> for V<sub>PP</sub>.
3. See DC Characteristics for V<sub>PPL</sub>, V<sub>PPH</sub>, V<sub>HH</sub>, V<sub>ID</sub> voltages.
4. Manufacturer and Device codes may also be accessed via a CUI write sequence. A<sub>1</sub>-A<sub>17</sub> = X.
5. Device ID = 4470H for A28F400BX-T and 4471H for A28F400BX-B.
6. Refer to Table 3 for valid D<sub>IN</sub> during a write operation.
7. Command writes for Block Erase or Word/Byte Write are only executed when V<sub>PP</sub> = V<sub>PPH</sub>.
8. To write or erase the boot block, hold RP# at V<sub>HH</sub>.
9. RP# must be at GND ± 0.2V to meet the 80 µA maximum deep power-down current.

### 3.2 Read Operations

The 4-Mbit boot block flash family has three user read modes; Array, Intelligent Identifier, and Status Register. Status Register read mode will be discussed in detail in the "Write Operations" section.

During power-up conditions (V<sub>CC</sub> supply ramping), it takes a maximum of 300 ns from when V<sub>CC</sub> is at 4.5V minimum to valid data on the outputs.

#### 3.2.1 READ ARRAY

If the memory is not in the Read Array mode, it is necessary to write the appropriate read mode command to the CUI. The 4-Mbit boot block flash family has three control functions, all of which must be logically active, to obtain data at the outputs. Chip-Enable CE# is the device selection control. Reset/Power-Down, RP# is the device power control. Output-Enable OE# is the DATA INPUT/OUTPUT (DQ[0:15] or DQ[0:7]) direction control and when active is used to drive data from the selected memory on to the I/O bus.

### 3.2.1.1 Output Control

With OE# at logic-high level ( $V_{IH}$ ), the output from the device is disabled and data input/output pins (DQ[0:15] or DQ[0:7]) are tri-stated. Data input is then controlled by WE#.

### 3.2.1.2 Input Control

With WE# at logic-high level ( $V_{IH}$ ), input to the device is disabled. Data Input/Output pins (DQ[0:15] or DQ[0:7]) are controlled by OE#.

### 3.2.2 INTELLIGENT IDENTIFIERS

The manufacturer and device codes are read via the CUI or by taking the A<sub>9</sub> pin to 12V. Writing 90H to the CUI places the device into Intelligent Identifier read mode. A read of location 00000H outputs the manufacturer's identification code, 0089H, and location 00001H outputs the device code; 4470H for A28F400BX-T, 4471H for A28F400BX-B. When BYTE# is at a logic low only the lower byte of the above signatures is read and DQ<sub>15</sub>/A<sub>-1</sub> is a "don't care" during Intelligent Identifier mode. A read array command must be written to the memory to return to the read array mode.

## 3.3 Write Operations

Commands are written to the CUI using standard microprocessor write timings. The CUI serves as the interface between the microprocessor and the internal chip operation. The CUI can decipher Read Array, Read Intelligent Identifier, Read Status Register, Clear Status Register, Erase and Program commands. In the event of a read command, the CUI simply points the read path at either the array, the Intelligent Identifier, or the status register depending on the specific read command given. For a program or erase cycle, the CUI informs the write state machine that a write or erase has been requested. During a program cycle, the Write State Machine will control the program sequences and the CUI will only respond to status reads. During an erase cycle, the CUI will respond to status reads and erase suspend. After the Write State Machine has completed its task, it will allow the CUI to respond to its full command set. The CUI will stay in the current command state until the microprocessor issues another command.

The CUI will successfully initiate an erase or write operation only when  $V_{PP}$  is within its voltage range. Depending upon the application, the system designer may choose to make the  $V_{PP}$  power supply switchable, available only when memory updates

are desired. The system designer can also choose to "hard-wire"  $V_{PP}$  to 12V. The 4-Mbit boot block flash family is designed to accommodate—either design practice. It is strongly recommended that RP# be tied to logical Reset for data protection during unstable CPU reset function as described in the "Product Family Overview" section.

### 3.3.1 BOOT BLOCK WRITE OPERATIONS

In the case of Boot Block modifications (write and erase), RP# is set to  $V_{HH} = 12V$  typically, in addition to  $V_{PP}$  at high voltage.

However, if RP# is not at  $V_{HH}$  when a program or erase operation of the boot block is attempted, the corresponding status register bit (Bit 4 for Program and Bit 5 for Erase, refer to Table 5 for Status Register Definitions) is set to indicate the failure to complete the operation.

### 3.3.2 COMMAND USER INTERFACE (CUI)

The Command User Interface (CUI) serves as the interface to the microprocessor. The CUI points the read/write path to the appropriate circuit block as described in the previous section. After the WSM has completed its task, it will set the WSM Status bit to a "1", which will also allow the CUI to respond to its full command set. Note that after the WSM has returned control to the CUI, the CUI will remain in its current state.

#### 3.3.2.1 Command Set

Command Codes	Device Mode
00	Invalid/Reserved
10	Alternate Program Setup
20	Erase Setup
40	Program Setup
50	Clear Status Register
70	Read Status Register
90	Intelligent Identifier
B0	Erase Suspend
D0	Erase Resume/Erase Confirm
FF	Read Array

#### 3.3.2.2 Command Function Descriptions

Device operations are selected by writing specific commands into the CUI. Table 3 defines the 4-Mbit boot block flash family commands.



Table 3. Command Definitions

Command	Bus Cycles Req'd	Notes	First Bus Cycle			Second Bus Cycle		
		8	Operation	Address	Data	Operation	Address	Data
Read Array	1	1	Write	X	FFH			
Intelligent Identifier	3	2, 4	Write	X	90H	Read	IA	IID
Read Status Register	2	3	Write	X	70H	Read	X	SRD
Clear Status Register	1		Write	X	50H			
Erase Setup/Erase Confirm	2	5	Write	BA	20H	Write	BA	D0H
Word/Byte Write Setup/Write	2	6, 7	Write	WA	40H	Write	WA	WD
Erase Suspend/Erase Resume	2		Write	X	B0H	Write	X	D0H
Alternate Word/Byte Write Setup/Write	2	6, 7	Write	WA	10H	Write	WA	WD

#### NOTES:

1. Bus operations are defined in Tables 1, and 2.
2. IA = Identifier Address: 00H for manufacturer code, 01H for device code.
3. SRD = Data read from Status Register.
4. IID = Intelligent Identifier Data.
- Following the Intelligent Identifier Command, two read operations access manufacturer and device codes.
5. BA = Address within the block being erased.
6. WA = Address to be written.
- WD = Data to be written at location WD.
7. Either 40H or 10H commands is valid.
8. When writing commands to the device, the upper data bus [DQ<sub>8</sub>-DQ<sub>15</sub>] = X which is either V<sub>CC</sub> or V<sub>SS</sub> to avoid burning additional current.

#### Invalid/Reserved

These are unassigned commands. It is not recommended that the customer use any command other than the valid commands specified above. Intel reserves the right to redefine these codes for future functions.

#### Read Array (FFH)

This single write command points the read path at the array. If the host CPU performs a CE#/OE# controlled read immediately following a two-write sequence that started the WSM, then the device will output status register contents. If the Read Array command is given after Erase Setup the device is reset to read the array. A two Read Array command sequence (FFH) is required to reset to Read Array after Program Setup.

#### Intelligent Identifier (90H)

After this command is executed, the CUI points the output path to the Intelligent Identifier circuits. Only Intelligent Identifier values at addresses 0 and 1 can be read (only address A<sub>0</sub> is used in this mode, all other address inputs are ignored).

#### Read Status Register (70H)

This is one of the two commands that is executable while the state machine is operating. After this command is written, a read of the device will output the contents of the status register, regardless of the address presented to the device.

The device automatically enters this mode after program or erase has completed.

#### Clear Status Register (50H)

The WSM can only set the Program Status and Erase Status bits in the status register, it can not clear them. Two reasons exist for operating the status register in this fashion. The first is a synchronization. The WSM does not know when the host CPU has read the status register, therefore it would not know when to clear the status bits. Secondly, if the CPU is programming a string of bytes, it may be more efficient to query the status register after programming the string. Thus, if any errors exist while programming the string, the status register will return the accumulated error status.

**Program Setup (40H or 10H)**

This command simply sets the CUI into a state such that the next write will load the address and data registers. Either 40H or 10H can be used for Program Setup. Both commands are included to accommodate efforts to achieve an industry standard command code set.

**Program**

The second write after the program setup command, will latch addresses and data. Also, the CUI initiates the WSM to begin execution of the program algorithm. While the WSM finishes the algorithm, the device will output Status Register contents. Note that the WSM cannot be suspended during programming.

**Erase Setup (20H)**

Prepares the CUI for the Erase Confirm command. No other action is taken. If the next command is not an Erase Confirm command then the CUI will set both the Program Status and Erase Status bits of the Status Register to a "1", place the device into the Read Status Register state, and wait for another command.

**Erase Confirm (D0H)**

If the previous command was an Erase Setup command, then the CUI will enable the WSM to erase, at the same time closing the address and data latches, and respond only to the Read Status Register and Erase Suspend commands. While the WSM is executing, the device will output Status Register data when OE# is toggled low. Status Register data can only be updated by toggling either OE# or CE# low.

**Erase Suspend (B0H)**

This command only has meaning while the WSM is executing an Erase operation, and therefore will only be responded to during an erase operation. After this command has been executed, the CUI will set an output that directs the WSM to suspend Erase operations, and then return to responding to only Read Status Register or to the Erase Resume commands. Once the WSM has reached the Suspend state, it will set an output into the CUI which allows the CUI to respond to the Read Array, Read Status Register, and Erase Resume commands. In this mode, the CUI will not respond to any other commands. The WSM will also set the WSM Status bit to a "1". The WSM will continue to run, idling in the SUSPEND state, regardless of the state of all input

control pins, with the exclusion of RP#. RP# will immediately shut down the WSM and the remainder of the chip. During a suspend operation, the data and address latches will remain closed, but the address pads are able to drive the address into the read path.

**Erase Resume (D0H)**

This command will cause the CUI to clear the Suspend state and set the WSM Status bit to a "0", but only if an Erase Suspend command was previously issued. Erase Resume will not have any effect in all other conditions.

**3.3.3 STATUS REGISTER**

The 4-Mbit boot block flash family contains a status register which may be read to determine when a program or erase operation is complete, and whether that operation completed successfully. The status register may be read at any time by writing the Read Status command to the CUI. After writing this command, all subsequent Read operations output data from the status register until another command is written to the CUI. A Read Array command must be written to the CUI to return to the Read Array mode.

The status register bits are output on DQ[0:7] whether the device is in the byte-wide (x8) or word-wide (x16) mode. In the word-wide mode the upper byte, DQ[8:15] is set to 00H during a Read Status command. In the byte-wide mode, DQ[8:14] are tristated and DQ<sub>15</sub>/A<sub>-1</sub> retains the low order address function.

It should be noted that the contents of the status register are latched on the falling edge of OE# or CE# whichever occurs last in the read cycle. This prevents possible bus errors which might occur if the contents of the status register change while reading the status register. CE# or OE# must be toggled with each subsequent status read, or the completion of a program or erase operation will not be evident.

The Status Register is the interface between the microprocessor and the Write State Machine (WSM). When the WSM is active, this register will indicate the status of the WSM, and will also hold the bits indicating whether or not the WSM was successful in performing the desired operation. The WSM sets status bits "Three" through "Seven" and clears bits "Six" and "Seven", but cannot clear status bits "Three" through "Five". These bits can only be cleared by the controlling CPU through the use of the Clear Status Register command.

### 3.3.3.1 Status Register Bit Definition

Table 4. Status Register Definitions

WSMS	ESS	ES	PS	VPPS	R	R	R
7	6	5	4	3	2	1	0
<p>SR.7 = WRITE STATE MACHINE STATUS  1 = Ready  0 = Busy</p> <p>SR.6 = ERASE SUSPEND STATUS  1 = Erase Suspended  0 = Erase in Progress/Completed</p> <p>SR.5 = ERASE STATUS  1 = Error in Block Erasure  0 = Successful Block Erase</p> <p>SR.4 = PROGRAM STATUS  1 = Error In Byte/Word Program  0 = Successful Byte/Word Program</p> <p>SR.3 = Vpp STATUS  1 = Vpp Low Detect; Operation Abort  0 = Vpp OK</p> <p>SR.2-SR.0 = RESERVED FOR FUTURE ENHANCEMENTS</p>							
<p><b>NOTES:</b></p> <p>Write State Machine Status bit must first be checked to determine byte/word program or block erase completion, before the Program or Erase Status bits are checked for success.</p> <p>When Erase Suspend is issued, WSM halts execution and sets both WSMS and ESS bits to "1". ESS bit remains set to "1" until an Erase Resume command is issued.</p> <p>When this bit is set to "1", WSM has applied the maximum number of erase pulses to the block and is still unable to successfully perform an erase verify.</p> <p>When this bit is set to "1", WSM has attempted but failed to Program a byte or word.</p> <p>The Vpp Status bit unlike an A/D converter, does not provide continuous indication of Vpp level. The WSM interrogates the Vpp level only after the byte write or block erase command sequences have been entered and informs the system if Vpp has not been switched on. The Vpp Status bit is not guaranteed to report accurate feedback between VppL and VppH.</p> <p>These bits are reserved for future use and should be masked out when polling the Status Register.</p>							

### 3.3.3.2 Clearing the Status Register

Certain bits in the status register are set by the write state machine, and can only be reset by the system software. These bits can indicate various failure conditions. By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several bytes or erasing multiple blocks in sequence). The status register may then be read to determine if an error occurred during that programming or erasure series. This adds flexibility to the way the device may be programmed or erased. To clear the status register, the Clear Status Register command is written to the CUI. Then, any other command may be issued to the CUI. Note again that before a read cycle can be initiated, a Read Array command must be written to the CUI to specify whether the read data is to come from the array, status register, or Intelligent Identifier.

### 3.3.4 PROGRAM MODE

Program is executed by a two-write sequence. The Program Setup command is written to the CUI followed by a second write which specifies the address and data to be programmed. The write state machine will execute a sequence of internally timed events to:

1. Program the desired bits of the addressed memory word (byte), and
2. Verify that the desired bits are sufficiently programmed.

Programming of the memory results in specific bits within a byte or word being changed to a "0".

If the user attempts to program "1"s, there will be no change of the memory cell content and no error occurs.



Similar to erasure, the status register indicates whether programming is complete. While the program sequence is executing, bit 7 of the status register is a "0". The status register can be polled by toggling either CE# or OE# to determine when the program sequence is complete. Only the Read Status Register command is valid while programming is active.

When programming is complete, the status bits, which indicate whether the program operation was successful, should be checked. If the programming operation was unsuccessful, Bit 4 of the status register is set to a "1" to indicate a Program Failure. If Bit 3 is set then  $V_{pp}$  was not within acceptable limits, and the WSM will not execute the programming sequence.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after programming is completed; however, it must be recognized that reads from the memory, status register, or Intelligent Identifier cannot be accomplished until the CUI is given the appropriate command. A Read Array command must first be given before memory contents can be read.

Figure 6 shows a system software flowchart for device byte programming operation. Figure 7 shows a similar flowchart for device word programming operation (A28F400BX-only).

### 3.3.5 ERASE MODE

Erasure of a single block is initiated by writing the Erase Setup and Erase Confirm commands to the CUI, along with the addresses A[12:17], identifying the block to be erased. These addresses are latched internally when the Erase Confirm command is issued. Block erasure results in all bits within the block being set to "1".

The WSM will execute a sequence of internally timed events to:

1. Program all bits within the block
2. Verify that all bits within the block are sufficiently programmed
3. Erase all bits within the block and
4. Verify that all bits within the block are sufficiently erased

While the erase sequence is executing, Bit 7 of the status register is a "0".

When the status register indicates that erasure is complete, the status bits, which indicate whether the erase operation was successful, should be checked. If the erasure operation was unsuccessful, Bit 5 of the status register is set to a "1" to indicate an Erase Failure. If  $V_{pp}$  was not within acceptable limits after the Erase Confirm command is issued, the WSM will not execute an erase sequence; instead, Bits of the status register is set to a "1" to indicate an Erase Failure, and Bit 3 is set to a "1" to identify that  $V_{pp}$  supply voltage was not within acceptable limits.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after erasure is completed; however, it must be recognized that reads from the memory array, status register, or Intelligent Identifier can not be accomplished until the CUI is given the appropriate command. A Read Array command must first be given before memory contents can be read.

Figure 8 shows a system software flowchart for Block Erase operation.

#### 3.3.5.1 Suspending and Resuming Erase

Since an erase operation typically requires 1.5 to 3 seconds to complete, an Erase Suspend command is provided. This allows erase-sequence interruption in order to read data from another block of the memory. Once the erase sequence is started, writing the Erase Suspend command to the CUI requests that the Write State Machine (WSM) pause the erase sequence at a predetermined point in the erase algorithm. The status register must be read to determine when the erase operation has been suspended.

At this point, a Read Array command can be written to the CUI in order to read data from blocks other than that which is being suspended. The only other valid command at this time is the Erase Resume command or Read Status Register operation.

Figure 9 shows a system software flowchart detailing the operation.



During Erase Suspend mode, the chip can go into a pseudo-standby mode by taking CE# to  $V_{IH}$  and the active current is now a maximum of 10 mA. If the chip is enabled while in this mode by taking CE# to  $V_{IL}$ , the Erase Resume command can be issued to resume the erase operation.

Upon completion of reads from any block other than the block being erased, the Erase Resume command must be issued. When the Erase Resume command is given, the WSM will continue with the erase sequence and complete erasing the block. As with the end of erase, the status register must be read, cleared, and the next instruction issued in order to continue.

### 3.3.6 EXTENDED CYCLING

Intel has designed extended cycling capability into its ETOX III flash memory technology. The 4-Mbit boot block flash family is designed for 1,000 program/erase cycles on each of the seven blocks. The combination of low electric fields, clean oxide processing and minimized oxide area per memory cell subjected to the tunneling electric field, results in very high cycling capability.

Operation	Command	Comments
Standby	Check SR3 1 = Verify Error	
Standby	Check SR3 1 = Verify Error	
SR3 MUST be cleared if using a program attempt. SR3 is only cleared by the Clear Status Register Command, in cases where internal bytes are programmed. Status full status is checked. If error is detected, clear the Status Register before attempting retry or other error recovery.		





Figure 6. Automated Byte Programming Flowchart




Figure 6. Automated Byte Programming Flowchart





Figure 7. Automated Word Programming Flowchart




Bus Operation	Command	Comments
Write	Setup Erase	Data = 20H Address = Within block to be erased
Write	Erase	Data = D0H Address = Within block to be erased
Read		Status Register Data. Toggle OE # or CE # to update Status Register
Standby		Check SR.7 1 = Ready, 0 = Busy

Repeat for subsequent blocks.

Full status check can be done after each block or after a sequence of blocks.

Write FFH after the last block erase operation to reset the device to Read Array Mode.



Bus Operation	Command	Comments
Standby		Check SR.3 1 = V <sub>PP</sub> Low Detect
Standby		Check SR.4,5 Both 1 = Command Sequence Error
Standby		Check SR.5 1 = Block Erase Error

SR.3 MUST be cleared, if set during an erase attempt, before further attempts are allowed by the Write State Machine.

SR.5 is only cleared by the Clear Status Register Command, in cases where multiple blocks are erased before full status is checked.

If error is detected, clear the Status Register before attempting retry or other error recovery.

Figure 8. Automated Block Erase Flowchart






Figure 9. Erase Suspend/Resume Flowchart

### 3.4 Power Consumption

#### 3.4.1 ACTIVE POWER

With CE# at a logic-low level and RP# at a logic-high level, the device is placed in the active mode. The device  $I_{CC}$  current is a maximum 65 mA at 10 MHz with TTL input signals.

#### 3.4.2 AUTOMATIC POWER SAVINGS

Automatic Power Savings (APS) is a low power feature during active mode of operation. The 4-Mbit family of products incorporate Power Reduction Control (PRC) circuitry which basically allows the device to put itself into a low current state when it is not being accessed. After data is read from the memory array, PRC logic controls the device's power consumption by entering the APS mode where

maximum  $I_{CC}$  current is 3 mA and typical  $I_{CC}$  current is 1 mA. The device stays in this static state with outputs valid until a new location is read.

#### 3.4.3 STANDBY POWER

With CE# at a logic-high level ( $V_{IH}$ ), and the CUI in read mode, the memory is placed in standby mode where the maximum  $I_{CC}$  standby current is 100  $\mu$ A with CMOS input signals. The standby operation disables much of the device's circuitry and substantially reduces device power consumption. The outputs (DQ[0:15] or DQ[0:7]) are placed in a high-impedance state independent of the status of the OE# signal. When the 4-Mbit boot block flash family is deselected during erase or program functions, the devices will continue to perform the erase or program function and consume program or erase active power until program or erase is completed.

### 3.4.4 DEEP POWERDOWN

The 4-Mbit boot block flash family has a RP# pin which places the device in the deep powerdown mode. When RP# is at a logic-low ( $GND \pm 0.2V$ ), all circuits are turned off and the device typically draws a maximum 80  $\mu A$  of  $V_{CC}$  current.

During read modes, the RP# pin going low deselects the memory and places the output drivers in a high impedance state. Recovery from the deep power-down state, requires a minimum of 300 ns to access valid data ( $t_{PHQV}$ ).

During erase or program modes, RP# low will abort either erase or program operation. The contents of the memory are no longer valid as the data has been corrupted by the RP# function. As in the read mode above, all internal circuitry is turned off to achieve the low current level. RP# transitions to  $V_{IL}$  or turning power off to the device will clear the status register.

This use of RP# during system reset is important with automated write/erase devices. When the system comes out of reset it expects to read from the flash memory. Automated flash memories provide status information when accessed during write/erase modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization would not occur because the flash memory would be providing the status information instead of array data. Intel's Flash Memories allow proper CPU initialization following a system reset through the use of RP# input. In this application RP# is controlled by the same RESET# signal that resets the system CPU.

## 3.5 Power-up Operation

The 4-Mbit boot block flash family is designed to offer protection against accidental block erasure or programming during power transitions. Upon power-up the 4-Mbit boot block flash family is indifferent as to which power supply,  $V_{PP}$  or  $V_{CC}$ , powers-up first. Power supply sequencing is not required.

The 4-Mbit boot block flash family ensures the CUI is reset to the read mode on power-up.

In addition, on power-up the user must either drop CE# low or present a new address to ensure valid data at the outputs.

A system designer must guard against spurious writes for  $V_{CC}$  voltages above  $V_{LKO}$  when  $V_{PP}$  is active. Since both WE# and CE# must be low for a command write, driving either signal to  $V_{IH}$  will inhibit

writes to the device. The CUI architecture provides an added level of protection since alteration of memory contents can only occur after successful completion of the two-step command sequences. Finally the device is disabled until RP# is brought to  $V_{IH}$ , regardless of the state of its control inputs. This feature provides yet another level of memory protection.

## 3.6 Power Supply Decoupling

Flash memory's power switching characteristics require careful device decoupling methods. System designers are interested in 3 supply current issues:

- Standby current levels ( $I_{CCS}$ )
- Active current levels ( $I_{CCR}$ )
- Transient peaks produced by falling and rising edges of CE#.

Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress these transient voltage peaks. Each flash device should have a 0.1  $\mu F$  ceramic capacitor connected between each  $V_{CC}$  and GND, and between its  $V_{PP}$  and GND. These high frequency, low-inductance capacitors should be placed as close as possible to the package leads.

### 3.6.1 $V_{PP}$ TRACE ON PRINTED CIRCUIT BOARDS

Writing to flash memories while they reside in the target system, requires special consideration of the  $V_{PP}$  power supply trace by the printed circuit board designer. The  $V_{PP}$  pin supplies the flash memory cells current for programming and erasing. One should use similar trace widths and layout considerations given to the  $V_{CC}$  power supply trace. Adequate  $V_{PP}$  supply traces and decoupling will decrease spikes and overshoots.

### 3.6.2 $V_{CC}$ , $V_{PP}$ AND RP# TRANSITIONS

The CUI latches commands as issued by system software and is not altered by  $V_{PP}$  or CE# transitions or WSM actions. Its state upon power-up, after exit from deep power-down mode or after  $V_{CC}$  transitions below  $V_{LKO}$  (Lockout voltage), is Read Array mode.

After any word/byte write or block erase operation is complete and even after  $V_{PP}$  transitions down to  $V_{PPL}$ , the CUI must be reset to Read Array mode via the Read Array command when accesses to the flash memory are desired.

# ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	
During Read	−40°C to +125°C
During Block Erase and Word/Byte Write	−40°C to +125°C
Temperature Under Bias	−40°C to +125°C
Storage Temperature	
	−65°C to +150°C
Voltage on Any Pin (except V <sub>CC</sub> , V <sub>PP</sub> , A <sub>9</sub> and RP#)	
with Respect to GND	−2.0V to +7.0V(2)
Voltage on Pin RP# or Pin A <sub>9</sub>	
with Respect to GND	−2.0V to +13.5V(2, 3)
V <sub>PP</sub> Program Voltage with Respect to GND during Block Erase and Word/Byte Write	
	−2.0V to +14.0V(2, 3)
V <sub>CC</sub> Supply Voltage with Respect to GND	
	−2.0V to +7.0V(2)
Output Short Circuit Current	
	100 mA(4)

## NOTES:

- Operating temperature is for commercial product defined by this specification.
- Minimum DC voltage is −0.5V on input/output pins. During transitions, this level may undershoot to −2.0V for periods <20 ns. Maximum DC voltage on input/output pins is V<sub>CC</sub> + 0.5V which, during transitions, may overshoot to V<sub>CC</sub> + 2.0V for periods <20 ns.
- Maximum DC voltage on V<sub>PP</sub> may overshoot to +14.0V for periods <20 ns. Maximum DC voltage on RP# or A<sub>9</sub> may overshoot to 13.5V for periods <20 ns.
- Output shorted for no more than one second. No more than one output shorted at a time.

# OPERATING CONDITIONS

Symbol	Parameter	Notes	Min	Max	Units
T <sub>A</sub>	Operating Temperature		−40	125	°C
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage (10%)	5	4.40	5.50	V

# DC CHARACTERISTICS

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
I <sub>LI</sub>	Input Load Current	1			±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or GND
I <sub>LO</sub>	Output Leakage Current	1			±10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or GND

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

# DC CHARACTERISTICS (Continued)

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1, 3			1.5	mA	V <sub>CC</sub> = V <sub>CC</sub> Max CE# = RP# = V <sub>IH</sub>
					130	μA	V <sub>CC</sub> = V <sub>CC</sub> Max CE# = RP# = V <sub>CC</sub> ± 0.2V 28F200BX: BYTE# = V <sub>CC</sub> ± 0.2V or GND
I <sub>CCD</sub>	V <sub>CC</sub> Deep Powerdown Current	1			80	μA	RP# = GND ± 0.2V
I <sub>CCR</sub>	V <sub>CC</sub> Read Current for 28F400BX Byte-Wide and Word-Wide Mode	1, 5, 6			60	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE# = GND f = 10 MHz, I <sub>OUT</sub> = 0 mA CMOS Inputs
					65	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE# = V <sub>IL</sub> f = 10 MHz, I <sub>OUT</sub> = 0 mA TTL Inputs
I <sub>CCW</sub>	V <sub>CC</sub> Word/Byte Write Current	1, 4			65	mA	Word Write in Progress
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase Current	1, 4			30	mA	Block Erase in Progress
I <sub>CCES</sub>	V <sub>CC</sub> Erase Suspend Current	1, 2	5		10	mA	Block Erase Suspended, CE# = V <sub>IH</sub>
I <sub>PPS</sub>	V <sub>PP</sub> Standby Current	1			± 10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PPD</sub>	V <sub>PP</sub> Deep PowerDown Current	1			5.0	μA	RP# = GND ± 0.2V
I <sub>PPR</sub>	V <sub>PP</sub> Read Current	1			200	μA	V <sub>PP</sub> > V <sub>CC</sub>
I <sub>PPW</sub>	V <sub>PP</sub> Word Write Current	1			40	mA	V <sub>PP</sub> = V <sub>PPH</sub> Word Write in Progress
I <sub>PPW</sub>	V <sub>PP</sub> Byte Write Current	1			30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Byte Write in Progress
I <sub>PPE</sub>	V <sub>PP</sub> Block Erase Current	1			30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Block Erase in Progress
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	1			200	μA	V <sub>PP</sub> = V <sub>PPH</sub> Block Erase Suspended
I <sub>RP#</sub>	RP# Current	1, 4			500	μA	RP# = V <sub>HH</sub>
I <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Current	1, 4			500	μA	A <sub>9</sub> = V <sub>ID</sub>
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		11.5		13.0	V	
V <sub>IL</sub>	Input Low Voltage		-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	V <sub>CC</sub> = V <sub>CC</sub> Min I <sub>OL</sub> = 5.8 mA



# DC CHARACTERISTICS (Continued)

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
$V_{OH}$	Output High Voltage		2.4			V	$V_{CC} = V_{CC} \text{ Min}$ $I_{OH} = -2.5 \text{ mA}$
$V_{PPL}$	$V_{PP}$ during Normal Operations	3	0.0		6.5	V	
$V_{PPH}$	$V_{PP}$ during Erase/Write Operations	7	11.4	12.0	12.6	V	
$V_{LKO}$	$V_{CC}$ Erase/Write Lock Voltage		2.0			V	
$V_{HH}$	RP# Unlock Voltage		11.5		13.0	V	Boot Block Write/Erase

## CAPACITANCE(4) $T_A = 25^\circ\text{C}$ , $f = 1 \text{ MHz}$


Symbol	Parameter	Typ	Max	Unit	Condition
$C_{IN}$	Input Capacitance	6	8	pF	$V_{IN} = 0\text{V}$
$C_{OUT}$	Output Capacitance	10	12	pF	$V_{OUT} = 0\text{V}$

### NOTES:


1. All currents are in RMS unless otherwise noted. Typical values at  $V_{CC} = 5.0\text{V}$ ,  $V_{PP} = 12.0\text{V}$ ,  $T = 25^\circ\text{C}$ . These currents are valid for all product versions (packages and speeds).
2.  $I_{CCES}$  is specified with the device deselected. If the device is read while in Erase Suspend Mode, current draw is the sum of  $I_{CCES}$  and  $I_{CCR}$ .
3. Block Erases and Word/Byte Writes are inhibited when  $V_{PP} = V_{PPL}$  and not guaranteed in the range between  $V_{PPH}$  and  $V_{PPL}$ .
4. Sampled, not 100% tested.
5. Automatic Power Savings (APS) reduces  $I_{CCR}$  to less than 1 mA typical in static operation.
6. CMOS Inputs are either  $V_{CC} \pm 0.2\text{V}$  or  $\text{GND} \pm 0.2\text{V}$ . TTL Inputs are either  $V_{IL}$  or  $V_{IH}$ .
7.  $V_{PP} = 12.0\text{V} \pm 5\%$  for applications requiring 1,000 block erase cycles.

## STANDARD TEST CONFIGURATION

### STANDARD AC INPUT/OUTPUT REFERENCE WAVEFORM



### STANDARD AC TESTING LOAD CIRCUIT




AC CHARACTERISTICS—Read Only Operations<sup>(1)</sup>

		Versions	A28F400BX-90(4, 5)		Unit
Symbol	Parameter	Notes	Min	Max	
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time	90		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay		90	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	CE # to Output Delay		90	ns
t <sub>PHQV</sub>	t <sub>PWH</sub>	RP # High to Output Delay		300	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	OE # to Output Delay	2	45	ns
t <sub>ELQX</sub>	t <sub>LZ</sub>	CE # to Output Low Z	0		ns
t <sub>EHQZ</sub>	t <sub>HZ</sub>	CE # High to Output High Z		35	ns
t <sub>GLQX</sub>	t <sub>OLZ</sub>	OE # to Output Low Z	3	0	ns
t <sub>GHQZ</sub>	t <sub>DF</sub>	OE # High to Output High Z	3	35	ns
	t <sub>OH</sub>	Output Hold from Addresses, CE # or OE # Change, Whichever is First	3	0	ns
t <sub>ELFL</sub> t <sub>ELFH</sub>		CE # to BYTE # Switching Low or High	3	5	ns
t <sub>FHQV</sub>		BYTE # Switching High to Valid Output Delay	3, 5	90	ns
t <sub>FLQZ</sub>		BYTE # Switching Low to Output High Z	3	35	ns


## NOTES:

1. See AC Input/Output Reference Waveform for timing measurements.
2. OE # may be delayed up to t<sub>CE</sub>–t<sub>OE</sub> after the falling edge of CE # without impact on t<sub>CE</sub>.
3. Sampled, not 100% tested.
4. See Standard Test Configuration.
5. t<sub>FLQV</sub>, BYTE # switching low to valid output delay, will be equal to t<sub>AVQV</sub> from the time DQ<sub>15</sub>/A<sub>–1</sub> becomes valid.



290501-14

Figure 11. BYTE # Timing Diagram for Both Read and Write Operations for A28F400Bx





# AC CHARACTERISTICS—WE # Controlled Write Operations(1)

Symbol		Parameter	Notes	A28F400BX-90(9)		Unit
				Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time		90		ns
t <sub>PHWL</sub>	t <sub>PS</sub>	RP # High Recovery to WE # Going Low		210		ns
t <sub>ELWL</sub>	t <sub>CS</sub>	CE # Setup to WE # Going Low		0		ns
t <sub>PHHWH</sub>	t <sub>PHS</sub>	RP # V <sub>HH</sub> Setup to WE # Going High	6, 8	100		ns
t <sub>VPWH</sub>	t <sub>VPS</sub>	V <sub>PP</sub> Setup to WE # Going High	5, 8	100		ns
t <sub>AVWH</sub>	t <sub>AS</sub>	Address Setup to WE # Going High	3	60		ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup to WE # Going High	4	60		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	WE # Pulse Width		60		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold from WE # High	4	0		ns
t <sub>WHAX</sub>	t <sub>AH</sub>	Address Hold from WE # High	3	10		ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE # Hold from WE # High		10		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	WE # Pulse Width High		30		ns
t <sub>WHQV1</sub>		Duration of Word/Byte Programming Operation	2, 5	7		μs
t <sub>WHQV2</sub>		Duration of Erase Operation (Boot)	2, 5, 6	0.4		s
t <sub>WHQV3</sub>		Duration of Erase Operation (Parameter)	2, 5	0.4		s
t <sub>WHQV4</sub>		Duration of Erase Operation (Main)	2, 5	0.7		s
t <sub>QWL</sub>	t <sub>VPH</sub>	V <sub>PP</sub> Hold from Valid SRD	5, 8	0		ns
t <sub>QVPH</sub>	t <sub>PHH</sub>	RP # V <sub>HH</sub> Hold from Valid SRD	6, 8	0		ns
t <sub>PHBR</sub>		Boot-Block Relock Delay	7, 8		100	ns

**AC CHARACTERISTICS—WE # Controlled Write Operations<sup>(1)</sup>** (Continued)**NOTES:**

1. Read timing characteristics during write and erase operations are the same as during read-only operations. Refer to AC characteristics during Read Mode.
2. The on-chip WSM completely automates program/erase operations; program/erase algorithms are now controlled internally which includes verify and margining operations.
3. Refer to command definition table for valid  $A_{IN}$ .
4. Refer to command definition table for valid  $D_{IN}$ .
5. Program/Erase durations are measured to valid SRD data (successful operation,  $SR.7 = 1$ ).
6. For Boot Block Program/Erase,  $RP\#$  should be held at  $V_{HH}$  until operation completes successfully.
7. Time  $t_{PBBR}$  is required for successful relocking of the Boot Block.
8. Sampled but not 100% tested.
9. See Standard Test Configuration.

**BLOCK ERASE AND WORD/BYTE WRITE PERFORMANCE**  $V_{pp} = 12.0V \pm 5\%$ 

Parameter	Notes	A28F400BX-90			Unit
		Min	Typ(1)	Max	
Boot/Parameter Block Erase Time	2		1.5	10.5	s
Main Block Erase Time	2		3.0	18	s
Main Block Byte Program Time	2		1.4	5.0	s
Main Block Word Program Time	2		0.7	2.5	s

**NOTES:**

1. 25°C
2. Excludes System-Level Overhead.





Figure 12. AC Waveforms for a Write and Erase Operations (WE#-Controlled Writes)

Versions			A28F400BX-90 <sup>(10)</sup>		Unit
Symbol	Parameter	Notes	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	90		ns
t <sub>PHL</sub>	t <sub>PS</sub>	RP# High Recovery to CE# Going Low	210		ns
t <sub>WLEL</sub>	t <sub>WS</sub>	WE# Setup to CE# Going Low	0		ns
t <sub>PHHEH</sub>	t <sub>PHS</sub>	RP# V <sub>HH</sub> Setup to CE# Going High	100		ns
t <sub>VPEH</sub>	t <sub>VPS</sub>	V <sub>PP</sub> Setup to CE# Going High	100		ns
t <sub>AVEH</sub>	t <sub>AS</sub>	Address Setup to CE# Going High	60		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup to CE# Going High	60		ns
t <sub>LEH</sub>	t <sub>CP</sub>	CE# Pulse Width	60		ns
t <sub>EDX</sub>	t <sub>DH</sub>	Data Hold from CE# High	0		ns
t <sub>HAX</sub>	t <sub>AH</sub>	Address Hold from CE# High	10		ns
t <sub>EHWH</sub>	t <sub>WH</sub>	WE# Hold from CE# High	10		ns
t <sub>HEL</sub>	t <sub>CPH</sub>	CE# Pulse Width High	30		ns
t <sub>EHQV1</sub>		Duration of Word/Byte Programming Operation	7		μs
t <sub>EHQV2</sub>		Duration of Erase Operation (Boot)	0.4		s
t <sub>EHQV3</sub>		Duration of Erase Operation (Parameter)	0.4		s
t <sub>EHQV4</sub>		Duration of Erase Operation (Main)	0.7		s
t <sub>QWL</sub>	t <sub>VPH</sub>	V <sub>PP</sub> Hold from Valid SRD	0		ns
t <sub>QVPH</sub>	t <sub>PHH</sub>	RP# V <sub>HH</sub> Hold from Valid SRD	0		ns
t <sub>PHBR</sub>		Boot-Block Relock Delay	7	100	ns

#### NOTES:

1. Chip-Enable Controlled Writes: Write operations are driven by the valid combination of CE# and WE# in systems where CE# defines the write pulse-width (within a longer WE# timing waveform), all set-up, hold and inactive WE# times should be measured relative to the CE# waveform.

2, 3, 4, 5, 6, 7, 8: Refer to AC Characteristics for WE#-Controlled Write Operations.

9. Read timing characteristics during write and erase operations are the same as during read-only operations. Refer to AC Characteristics during Read Mode.

10. See Standard Test Configuration.




Figure 15. AC Waveforms for a Write and Erase Operations (WE#-Controlled Write)






Figure 13. Alternate AC Waveforms for Write and Erase Operations (CE#-Controlled Writes)

## ORDERING INFORMATION

A P A 2 8 F 4 0 0 B X - 9 0

PACKAGE  
PA = 44 LEAD PSOPACCESS SPEED (ns)  
90 ns

290501-18

## VALID COMBINATIONS:

APA28F400BX-T90

APA28F400BX-B90

## ADDITIONAL INFORMATION

A28F200BX Datasheet

28F200BX/28F002BX Datasheet

28F200BX-L/28F002BX-L Datasheet

28F400BX-L/28F004BX-L Datasheet

AP-363 "Extended Flash BIOS Design for Portable Computers"

ER-28 "ETOX™ III Flash Memory Technology"

ER-29 "The Intel 2/4-MBit Boot Block Flash Memory Family"

## Order Number

290500

290448

290449

290450

292098

204012

294013

## A28F200BX-T/B 2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY

*Automotive*

- **x8/x16 Input/Output Architecture**
  - A28F200BX-T, A28F200BX-B
  - For High Performance and High Integration 16-bit and 32-bit CPUs
- **Optimized High Density Blocked Architecture**
  - One 16 KB Protected Boot Block
  - Two 8 KB Parameter Blocks
  - One 96 KB Main Block
  - One 128 KB Main Block
  - Top or Bottom Boot Locations
- **Extended Cycling Capability**
  - 1,000 Block Erase Cycles
- **Automated Word/Byte Write and Block Erase**
  - Command User Interface
  - Status Register
  - Erase Suspend Capability
- **SRAM-Compatible Write Interface**
- **Automatic Power Savings Feature**
  - 1 mA Typical  $I_{CC}$  Active Current in Static Operation
- **Hardware Data Protection Feature**
  - Erase/Write Lockout during Power Transitions
- **Very High-Performance Read**
  - 90 ns Maximum Access Time
  - 45 ns Maximum Output Enable Time
- **Low Power Consumption**
  - 25 mA Typical Active Read Current
- **Deep Power-Down/Reset Input**
  - Acts as Reset for Boot Operations
- **Automotive Temperature Operation**
  - $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- **Write Protection for Boot Block**
- **Industry Standard Surface Mount Packaging**
  - JEDEC ROM Compatible
  - 44-Lead PSOP
- **12V Word/Byte Write and Block Erase**
  - $V_{pp} = 12\text{V} \pm 5\%$  Standard
- **ETOX™ III Flash Technology**
  - 5V Read
- **Independent Software Vendor Support**

Intel's 2-Mbit Flash Memory Family is an extension of the Boot Block Architecture which includes block-selective erasure, automated write and erase operations and standard microprocessor interface. The 2 Mbit Flash Memory Family enhances the Boot Block Architecture by adding more density and blocks, x8/x16 input/output control, very high speed, low power, an industry standard ROM compatible pinout. The 2-Mbit flash family allows for an easy upgrade to Intel's 4-Mbit Boot Block Flash Memory Family.

The Intel A28F200BX-T/B are 16-bit wide flash memory offerings optimized to meet the rigorous environmental requirements of Automotive Applications. These high density flash memories provide user selectable bus operation for either 8-bit or 16-bit applications. The A28F200BX-T and A28F200BX-B are 2,097,152-bit non-volatile memories organized as either 262,144 bytes or 131,072 words of information. They are offered in 44-Lead plastic SOP packages. The x8/x16 pinout conforms to the industry standard ROM/EPROM pinout. Read and Write Characteristics are guaranteed over the ambient temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

These devices use an integrated Command User Interface (CUI) and Write State Machine (WSM) for simplified word/byte write and block erasure. The A28F200BX-T provides block locations compatible with Intel's MCS-186 family, 80286, i386™, i486™, i860™ and 80960CA microprocessors. The A28F200BX-B provides compatibility with Intel's 80960KX and 80960SX families as well as other embedded microprocessors.

The boot block includes a data protection feature to protect the boot code in critical applications. With a maximum access time of 90 ns, these 2 Mbit flash devices are very high performance memories which interface at zero-wait-state to a wide range of microprocessors and microcontrollers.

Manufactured on Intel's 0.8 micron ETOX™ III process, the 2-Mbit flash memory family provides world class quality, reliability and cost-effectiveness at the 2-Mbit density level.

■ 12V Word/Byte Write and Block Erase	■ Command User Interface
■ Vpp = 12V ±5% Standard	■ Status Register
■ ETOX™ III Flash Technology	■ Erase Suspend Capability
■ 5V Read	■ SRAM-Compatible Write Interface
■ Independent Software Vendor Support	■ Automatic Power Saving Feature
	■ 1 mA Typical Icc Active Current in Static Operation
	■ Hardware Data Protection Feature
	■ Erase/Write Lockout during Power Transitions



## 1.0 PRODUCT FAMILY OVERVIEW

Throughout this datasheet the A28F200BX refers to both the A28F200BX-T and A28F200BX-B devices. Section 1 provides an overview of the 2-Mbit flash memory family including applications, pinouts and pin descriptions. Section 2 describes in detail the specific memory organization. Section 3 provides a description of the family's principles of operation. Finally, the family's operating specifications are described.

### 1.1 Main Features

The A28F200BX boot block flash memory family is a very high performance 2-Mbit (2,097,152 bit) memory family organized as either 128-KWords (131,072 words) of 16 bits each or 256-Kbytes (262,144 bytes) of 8 bits each.

**Five Separately Erasable Blocks** including a **hardware-lockable boot block** (16,384 Bytes), **two parameter blocks** (8,192 Bytes each) and **two main blocks** (1 block of 98,304 Bytes and 1 block of 131,072 Bytes) are included on the 2-Mbit family. An erase operation erases one of the main blocks in typically 3 seconds, and the boot or parameter blocks in typically 1.5 seconds. Each block can be independently erased and programmed 1,000 times.

**The Boot Block** is located at either the top (A28F200BX-T) or the bottom (A28F200BX-B) of the address map in order to accommodate different microprocessor protocols for boot code location. The **hardware lockable boot block** provides the most secure code storage. The boot block is intended to store the kernel code required for booting-up a system. When the **RP#** pin is between 11.4V and 12.6V the boot block is unlocked and program and erase operations can be performed. When the **RP#** pin is at or below 6.5V the boot block is locked and program and erase operations to the boot block are ignored.

The A28F200BX products are available in the ROM/EPROM compatible pinout and housed in the 44-Lead PSOP (Plastic Small Outline) package as shown in Figure 3.

The **Command User Interface (CUI)** serves as the interface between the microprocessor or microcontroller and the internal operation of the A28F200BX flash memory.

**Program and Erase Automation** allows program and erase operations to be executed using a two-write command sequence to the CUI. The internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for program and erase operations, including verifications, thereby unburdening the microprocessor or microcontroller. Writing of memory data is performed in word or byte increments for the A28F200BX family typically within 9  $\mu$ s which is a 100% improvement over previous flash memory products.

The **Status Register (SR)** indicates the status of the WSM and whether the WSM successfully completed the desired program or erase operation.

Maximum Access Time of **90 ns (TACC)** is achieved over the automotive temperature range ( $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ), 10%  $V_{CC}$  supply voltage range and 100 pF output load.

**Ipp** maximum Program current is 40 mA for x16 operation and 30 mA for x8 operation. **Ipp** Erase current is 30 mA maximum. **Vpp** erase and programming voltage is 11.4V to 12.6V ( $V_{pp} = 12V \pm 5\%$ ) under all operating conditions. Typical **Icc** Active Current of 25 mA is achieved.

The 2-Mbit boot block flash family is also designed with an Automatic Power Savings (APS) feature to minimize system battery current drain and allow for very low power designs. Once the device is accessed to read array data, APS mode will immediately put the memory in static mode of operation where **Icc** active current is typically 1 mA until the next read is initiated.

When the **CE#** and **RP#** pins are at  $V_{CC}$  and the **BYTE#** pin is at either  $V_{CC}$  or GND the **CMOS Standby** mode is enabled where **Icc** is typically 80  $\mu$ A.

A **Deep Power-Down Mode** is enabled when the **RP#** pin is at ground minimizing power consumption and providing write protection during power-up conditions. **Icc** current during deep power-down mode is **50  $\mu$ A typical**. An initial maximum access time or Reset Time of 300 ns is required from **RP#** switching until outputs are valid. Equivalently, the device has a maximum wake-up time of 210 ns until writes to the Command User Interface are recognized.

When RP# is at ground the WSM is reset, the Status Register is cleared and the entire device is protected from being written to. This feature prevents data corruption and protects the code stored in the device during system reset. The system Reset pin can be tied to RP# to reset the memory to normal read mode upon activation of the Reset pin. With on-chip program/erase automation in the 2 Mbit family and the RP# functionality for data protection, when the CPU is reset and even if a program or erase command is issued, the device will not recognize any operation until RP# returns to its normal state.

**For the A28F200BX, Byte-wide or Word-wide Input/Output Control** is possible by controlling the BYTE# pin. When the BYTE# pin is at a logic low the device is in the byte-wide mode (x8) and data is read and written through DQ[0:7]. During the byte-wide mode, DQ[8:14] are tri-stated and DQ15/A-1 becomes the lowest order address pin. When the BYTE# pin is at a logic high the device is in the word-wide mode (x16) and data is read and written through DQ[0:15].

The 2-Mbit boot block flash family is also designed with an Automatic Power-Save (APS) feature to minimize system battery current drain and allow for very low power designs. Once the device is no longer in static mode of operation, APS mode will immediately cease to read any data. APS mode will immediately put the memory in static mode of operation where I/O active current is typically 1 mA until the next read is initiated.

When the CE# and RP# pins are at VCC and the BYTE# pin is at either VCC or GND, the CMOS Standby mode is enabled where ICC is typically 50 µA.

A Deep Power-Down Mode is enabled when the RP# pin is at ground minimizing power consumption and providing write protection during power-up. A typical ICC current during deep power-down mode is 50 µA. An initial maximum access time or Reset time of 200 ns is required from RP# switch until outputs are valid. Eventually, the device has a maximum wake-up time of 210 ns until writes to the Command Latch Interface are recognized.

## 1.2 Applications

The 2-Mbit boot block flash family combines high density, high performance, cost-effective flash memories with blocking and hardware protection capabilities. Its flexibility and versatility will reduce costs throughout the product life cycle. Flash memory is ideal for Just-In-Time production flow, reducing system inventory and costs, and eliminating component handling during the production phase. During the product life cycle, when code updates or feature enhancements become necessary, flash memory will reduce the update costs by allowing either a user-performed code change via floppy disk or a remote code change via a serial link. The 2-Mbit boot block flash family provides full function, blocked flash memories suitable for a wide range of automotive applications.

The 2-Mbit boot block flash family is designed with an Automatic Power-Save (APS) feature to minimize system battery current drain and allow for very low power designs. Once the device is no longer in static mode of operation, APS mode will immediately cease to read any data. APS mode will immediately put the memory in static mode of operation where I/O active current is typically 1 mA until the next read is initiated.

The Boot Block is located at either the top (A28F200BX-T) or the bottom (A28F200BX-B) of the address map in order to accommodate different microprocessor protocols for boot code location. The hardware lockable boot block provides the most secure code storage. The boot block is intended to store the kernel code required for booting-up a system. When the RP# pin is between 1.1V and 1.5V, the boot block is unlocked and program and erase operations can be performed. When the RP# pin is at or below 0.5V, the boot block is locked and program and erase operations to the boot block are ignored.

The A28F200BX products are available in the ROM/EPROM compatible pinout and housed in the 44-Lead PSOP (Pin Small Outline) package as shown in Figure 2.

The Command Latch Interface (CLI) serves as the interface between the microprocessor or microcontroller and the internal operation of the A28F200BX flash memory.




Figure 1. A28F200BX Interface to 8XC196KC

### 1.3 Pinouts

The A28F200BX 44-Lead PSOP pinout follows the industry standard ROM/EPROM pinout as shown in Figure 2 with an upgrade to the 28F400BC (4-Mbit flash family).




Figure 2. PSOP Lead Configuration



## 1.4 Pin Descriptions for the x8/x16 A28F200BX

Symbol	Type	Name and Function
A <sub>0</sub> –A <sub>16</sub>	I	<b>ADDRESS INPUTS</b> for memory addresses. Addresses are internally latched during a write cycle.
A <sub>9</sub>	I	<b>ADDRESS INPUT:</b> When A <sub>9</sub> is at 12V the signature mode is accessed. During this mode A <sub>0</sub> decodes between the manufacturer and device ID's. When BYTE # is at a logic low only the lower byte of the signatures are read. DQ <sub>15</sub> /A <sub>–1</sub> is a don't care in the signature mode when BYTE # is low.
DQ <sub>0</sub> –DQ <sub>7</sub>	I/O	<b>DATA INPUTS/OUTPUTS:</b> Inputs array data on the second CE # and WE # cycle during a program command. Inputs commands to the Command User Interface when CE # and WE # are active. Data is internally latched during the write and program cycles. Outputs array, intelligent identifier and Status Register data. The data pins float to tri-state when the chip is deselected or the outputs are disabled.
DQ <sub>8</sub> –DQ <sub>15</sub>	I/O	<b>DATA INPUTS/OUTPUTS:</b> Inputs array data on the second CE # and WE # cycle during a program command. Data is internally latched during the write and program cycles. Outputs array data. The data pins float to tri-state when the chip is deselected or the outputs are disabled as in the byte-wide mode (BYTE # = "0"). In the byte-wide mode DQ <sub>15</sub> /A <sub>–1</sub> becomes the lowest order address for data output on DQ <sub>0</sub> –DQ <sub>7</sub> .
CE #	I	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. CE # is active low; CE # high deselects the memory device and reduces power consumption to standby levels. If CE # and RP # are high, but not at a CMOS high level, the standby current will increase due to current flow through the CE # and RP # input stages.
RP #	I	<b>RESET/POWER-DOWN:</b> Provides three-state control. Puts the device in deep power-down mode. Locks the boot block from program/erase. When RP # is at logic high level and equals 6.5V maximum the boot block is locked and cannot be programmed or erased. When RP # = 11.4V minimum the boot block is unlocked and can be programmed or erased. When RP # is at a logic low level the boot block is locked, the deep power-down mode is enabled and the WSM is reset preventing any blocks from being programmed or erased, therefore providing data protection during power transitions. When RP # transitions from logic low to logic high the flash memory enters the read array mode.
OE #	I	<b>OUTPUT ENABLE:</b> Gates the device's outputs through the data buffers during a read cycle. OE # is active low.
WE #	I	<b>WRITE ENABLE:</b> Controls writes to the Command Register and array blocks. WE # is active low. Addresses and data are latched on the rising edge of the WE # pulse.
BYTE #	I	<b>BYTE # ENABLE:</b> Controls whether the device operates in the byte-wide mode (x8) or the word-wide mode (x16). BYTE # pin must be controlled at CMOS levels to meet 130 $\mu$ A CMOS current in the standby mode. BYTE # = "0" enables the byte-wide mode, where data is read and programmed on DQ <sub>0</sub> –DQ <sub>7</sub> and DQ <sub>15</sub> /A <sub>–1</sub> becomes the lowest order address that decodes between the upper and lower byte. DQ <sub>8</sub> –DQ <sub>14</sub> are tri-stated during the byte-wide mode. BYTE # = "1" enables the word-wide mode where data is read and programmed on DQ <sub>0</sub> –DQ <sub>15</sub> .
V <sub>PP</sub>		<b>PROGRAM/ERASE POWER SUPPLY:</b> For erasing memory array blocks or programming data in each block. <b>Note:</b> V <sub>PP</sub> < V <sub>PPLMAX</sub> memory contents cannot be altered.
V <sub>CC</sub>		<b>DEVICE POWER SUPPLY (5V <math>\pm</math> 10%)</b>
GND		<b>GROUND:</b> For all internal circuitry.
NC		<b>NO CONNECT:</b> Pin may be driven or left floating.
DU		<b>DON'T USE PIN:</b> Pin should not be connected to anything.

## 290500-4



**Figure 3. A28F200BX Word/Byte-Wide Block Diagram**

## 2.1 A28F200BX Memory Organization

### 2.1.1 BLOCKING

The A28F200BX uses a blocked array architecture to provide independent erasure of memory blocks. A block is erased independently of other blocks in the array when an address is given within the block address range and the Erase Setup and Erase Confirm commands are written to the CUI. The A28F200BX is a random read/write memory, only erasure is performed by block.

#### 2.1.1.1 Boot Block Operation and Data Protection

The 16-Kbyte boot block provides a lock feature for secure code storage. The intent of the boot block is to provide a secure storage area for the kernel code that is required to boot a system in the event of power failure or other disruption during code update. This lock feature ensures absolute data integrity by preventing the boot block from being written or erased when RP# is not at 12V. The boot block can be erased and written when RP# is held at 12V for the duration of the erase or program operation. This allows customers to change the boot code when necessary while providing security when needed. See the Block Memory Map section for address locations of the boot block for the A28F200BX-T and A28F200BX-B.

#### 2.1.1.2 Parameter Block Operation

The A28F200BX has 2 parameter blocks (8-Kbytes each). The parameter blocks are intended to provide storage for frequently updated system parameters and configuration or diagnostic information. The parameter blocks can also be used to store additional boot or main code. The parameter blocks however, do not have the hardware write protection feature that the boot block has. The parameter blocks provide for more efficient memory utilization when dealing with parameter changes versus regularly blocked devices. See the Block Memory Map section for address locations of the parameter blocks for the A28F200BX-T and A28F200BX-B.

### 2.1.1.3 Main Block Operation

Two main blocks of memory exist on the A28F200BX (1 x 128-Kbyte block and 1 x 96-Kbyte block). See the following section on Block Memory Map for the address location of these blocks for the A28F200BX-T

and A28F200BX-B products.

### 2.1.2 BLOCK MEMORY MAP

Two versions of the A28F200BX product exist to support two different memory maps of the array blocks in order to accommodate different microprocessor protocols for boot code location. The A28F200BX-T memory map is inverted from the A28F200BX-B memory map.

#### 2.1.2.1 A28F200BX-B Memory Map

The A28F200BX-B device has the 16-Kbyte boot block located from 00000H to 01FFFFH to accommodate those microprocessors that boot from the bottom of the address map at 00000H. In the A28F200BX-B the first 8-Kbyte parameter block resides in memory space from 02000H to 02FFFFH. The second 8-Kbyte parameter block resides in memory space from 03000H to 03FFFFH. The 96-Kbyte main block resides in memory space from 04000H to 0FFFFH. The 128-Kbyte main block resides in memory space from 10000H to 1FFFFH (word locations). See Figure 4.




Figure 4. A28F200BX-B Memory Map

The A28F200BX-T device has the 16-Kbyte boot block located from 1E000H to 1FFFFH to accommodate those microprocessors that boot from the top of the address map. In the A28F200BX-T the first 8 Kbyte parameter block resides in memory space from 1D000H to 1DFFFH. The second 8-Kbyte parameter block resides in memory space from 1C000H to 1CFFFH. The 96-Kbyte main block resides in memory space from 10000H to 1BFFFH. The 128-Kbyte main block resides in memory space from 00000H to 0FFFFH as shown in Figure 5.




Figure 5. A28F200BX-T Memory Map

### 3.0 PRODUCT FAMILY PRINCIPLES OF OPERATION

Flash memory augments EPROM functionality with in-circuit electrical write and erase. The 2-Mbit flash family utilizes a Command User Interface (CUI) and internally generated and timed algorithms to simplify write and erase operations.




Figure 4. A28F200BX-T Memory Map

fixed power supplies during erasure and programming, and maximum EPROM compatibility.

In the absence of high voltage on the Vpp pin, the 2-Mbit boot block flash family will only successfully execute the following commands: Read Array, Read Status Register, Clear Status Register and Intelligent Identifier mode. The device provides standard EPROM read, standby and output disable operations. Manufacturer Identification and Device Identification data can be accessed through the CUI or through the standard EPROM A9 high voltage access (VID) for PROM programming equipment.

The same EPROM read, standby and output disable functions are available when high voltage is applied to the Vpp pin. In addition, high voltage on Vpp allows write and erase of the device. All functions associated with altering memory contents: write and erase, Intelligent Identifier read and Read Status are accessed via the CUI.

The purpose of the Write State Machine (WSM) is to completely automate the write and erasure of the device. The WSM will begin operation upon receipt of a signal from the CUI and will report status back through a Status Register. The CUI will handle the WE# interface to the data and address latches, as well as system software requests for status while the WSM is in operation.

### 3.1 Bus Operations

Flash memory reads, erases and writes in-system via the local CPU. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.



Table 1. Bus Operations for WORD-WIDE Mode (BYTE# = V<sub>IH</sub>)

Mode	Notes	RP#	CE#	OE#	WE#	A <sub>9</sub>	A <sub>0</sub>	V <sub>PP</sub>	DQ <sub>0-15</sub>
Read	1, 2, 3	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	X	D <sub>OUT</sub>
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	X	X	High Z
Deep Power-Down	9	V <sub>IL</sub>	X	X	X	X	X	X	High Z
Intelligent Identifier (Mfr)	4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IL</sub>	X	0089H
Intelligent Identifier (Device)	4, 5	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IH</sub>	X	2274H 2275H
Write	6, 7, 8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	X	X	D <sub>IN</sub>

Table 2. Bus Operations for BYTE-WIDE Mode (BYTE# = V<sub>IL</sub>)

Mode	Notes	RP#	CE#	OE#	WE#	A <sub>9</sub>	A <sub>0</sub>	A <sub>-1</sub>	V <sub>PP</sub>	DQ <sub>0-7</sub>	DQ <sub>8-14</sub>
Read	1, 2, 3	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	X	X	D <sub>OUT</sub>	High Z
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	X	High Z	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	X	X	X	High Z	High Z
Deep Power-Down	9	V <sub>IL</sub>	X	X	X	X	X	X	X	High Z	High Z
Intelligent Identifier (Mfr)	4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IL</sub>	X	X	89H	High Z
Intelligent Identifier (Device)	4, 5	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IH</sub>	X	X	74H 75H	High Z
Write	6, 7, 8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	X	X	X	D <sub>IN</sub>	High Z

**NOTES:**

1. Refer to DC Characteristics.
2. X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, V<sub>PPL</sub> or V<sub>PPH</sub> for V<sub>PP</sub>.
3. See DC characteristics for V<sub>PPL</sub>, V<sub>PPH</sub>, V<sub>HH</sub>, V<sub>ID</sub> voltages.
4. Manufacturer and Device codes may also be accessed via a CUI write sequence. A<sub>1</sub>-A<sub>17</sub> = X.
5. Device ID = 2274H for A28F200BX-T and 2275H for A28F200BX-B.
6. Refer to Table 3 for valid D<sub>IN</sub> during a write operation.
7. Command writes for Block Erase or Word/Byte Write are only executed when V<sub>PP</sub> = V<sub>PPH</sub>.
8. To write or erase the boot block, hold RP# at V<sub>HH</sub>.
9. RP# must be at GND ±0.2V to meet the 80 μA maximum deep power-down current.

## 3.2 Read Operations

The 2-Mbit boot block flash family has three user read modes; Array, Intelligent Identifier, and Status Register. Status Register read mode will be discussed in detail in the "Write Operations" section.

During power-up conditions (V<sub>CC</sub> supply ramping), it takes a maximum of 300 ns from when V<sub>CC</sub> is at 4.5V minimum to valid data on the outputs.

### 3.2.1 READ ARRAY

If the memory is not in the Read Array mode, it is necessary to write the appropriate read mode command to the CUI. The 2-Mbit boot block flash family has three control functions, all of which must be logically active, to obtain data at the outputs. Chip-Enable CE# is the device selection control. Reset/Power-Down RP# is the device power control. Output-Enable OE# is the DATA INPUT/OUTPUT (DQ[0:15] or DQ[0:7]) direction control and when active is used to drive data from the selected memory on to the I/O bus.

### 3.2.1.1 Output Control

With OE# at logic-high level ( $V_{IH}$ ), the output from the device is disabled and data input/output pins (DQ[0:15] or DQ[0:7]) are tri-stated. Data input is then controlled by WE#.

### 3.2.1.2 Input Control

With WE# at logic-high level ( $V_{IH}$ ), input to the device is disabled. Data Input/Output pins (DQ[0:15] or DQ[0:7]) are controlled by OE#.

## 3.2.2 INTELLIGENT IDENTIFIERS

The manufacturer and device codes are read via the CUI or by taking the Ag pin to 12V. Writing 90H to the CUI places the device into Intelligent Identifier read mode. A read of location 00000H outputs the manufacturer's identification code, 0089H, and location 00001H outputs the device code; 2274H for A28F200BX-T, 2275H for A28F200BX-B. When BYTE# is at a logic low only the lower byte of the above signatures is read and DQ<sub>15</sub>/A<sub>-1</sub> is a "don't care" during Intelligent Identifier mode. A read array command must be written to the CUI to return to the read array mode.

## 3.3 Write Operations

Commands are written to the CUI using standard microprocessor write timings. The CUI serves as the interface between the microprocessor and the internal chip operation. The CUI can decipher Read Array, Read Intelligent Identifier, Read Status Register, Clear Status Register, Erase and Program commands. In the event of a read command, the CUI simply points the read path at either the array, the Intelligent Identifier, or the status register depending on the specific read command given. For a program or erase cycle, the CUI informs the write state machine that a write or erase has been requested. During a program cycle, the Write State Machine will control the program sequences and the CUI will only respond to status reads. During an erase cycle, the CUI will respond to status reads and erase suspend. After the Write State Machine has completed its task, it will allow the CUI to respond to its full command set. The CUI will stay in the current command state until the microprocessor issues another command.

The CUI will successfully initiate an erase or write operation only when  $V_{pp}$  is within its voltage range.

Depending upon the application, the system designer may choose to make the  $V_{pp}$  power supply switchable, available only when memory updates are desired. The system designer can also choose to "hard-wire"  $V_{pp}$  to 12V. The 2-Mbit boot block flash family is designed to accommodate either design practice. It is strongly recommended that RP# be tied to logical Reset for data protection during unstable CPU reset function as described in the "Product Family Overview" section.

## 3.3.1 BOOT BLOCK WRITE OPERATIONS

In the case of Boot Block modifications (write and erase), RP# is set to  $V_{HH} = 12V$  typically, in addition to  $V_{pp}$  at high voltage. However, if RP# is not at  $V_{HH}$  when a program or erase operation of the boot block is attempted, the corresponding status register bit (Bit 4 for Program and Bit 5 for Erase, refer to Table 4 for Status Register Definitions) is set to indicate the failure to complete the operation.

## 3.3.2 COMMAND USER INTERFACE (CUI)

The Command User Interface (CUI) serves as the interface to the microprocessor. The CUI points the read/write path to the appropriate circuit block as described in the previous section. After the WSM has completed its task, it will set the WSM Status bit to a "1", which will also allow the CUI to respond to its full command set. Note that after the WSM has returned control to the CUI, the CUI will remain in its current state.

### 3.3.2.1 Command Set

Command Codes	Device Mode
00	Invalid/Reserved
10	Alternate Program Setup
20	Erase Setup
40	Program Setup
50	Clear Status Register
70	Read Status Register
90	Intelligent Identifier
B0	Erase Suspend
D0	Erase Resume/Erase Confirm
FF	Read Array

### 3.3.2.2 Command Function Descriptions

Device operations are selected by writing specific commands into the CUI. Table 3 defines the 2-Mbit boot block flash family commands.

Table 3. Command Definitions

Command	Bus Cycles Req'd	Notes	First Bus Cycle			Second Bus Cycle		
		8	Operation	Address	Data	Operation	Address	Data
Read Array/Reset	1	1	Write	X	FFH			
Intelligent Identifier	3	2, 4	Write	X	90H	Read	IA	IID
Read Status Register	2	3	Write	X	70H	Read	X	SRD
Clear Status Register	1		Write	X	50H			
Erase Setup/Erase Confirm	2	5	Write	BA	20H	Write	BA	D0H
Word/Byte Write Setup/Write	2	6, 7	Write	WA	40H	Write	WA	WD
Erase Suspend/Erase Resume	2		Write	X	B0H	Write	X	D0H
Alternate Word/Byte Write Setup/Write	2	6, 7	Write	WA	10H	Write	WA	WD

#### NOTES:

1. Bus operations are defined in Tables 1, 2.
2. IA = Identifier Address: 00H for manufacturer code, 01H for device code.
3. SRD = Data read from Status Register.
4. IID = Intelligent Identifier Data.
- Following the Intelligent Identifier Command, two read operations access manufacturer and device codes.
5. BA = Address within the block being erased.
6. PA = Address to be programmed.
- PD = Data to be programmed at location PA.
7. Either 40H or 10H command is valid.
8. When writing commands to the device, the upper data bus [DQ8–DQ15] = X which is either  $V_{CC}$  or  $V_{SS}$  to avoid burning additional current.

#### Invalid/Reserved

These are unassigned commands. It is not recommended that the customer use any command other than the valid commands specified above. Intel reserves the right to redefine these codes for future functions.

#### Read Array (FFH)

This single write command points the read path at the array. If the host CPU performs a CE#/OE# controlled read immediately following a two-write sequence that started the WSM, then the device will output status register contents. If the Read Array command is given after Erase Setup the device is reset to read the array. A two Read Array command sequence (FFH) is required to reset to Read Array after Program Setup.

#### Intelligent Identifier (90H)

After this command is executed, the CUI points the output path to the Intelligent Identifier circuits. Only Intelligent Identifier values at addresses 0 and 1 can be read (only address A0 is used in this mode, all other address inputs are ignored).

#### Read Status Register (70H)

This is one of the two commands that is executable while the state machine is operating. After this command is written, a read of the device will output the contents of the status register, regardless of the address presented to the device.

The device automatically enters this mode after program or erase has completed.

#### Clear Status Register (50H)

The WSM can only set the Program Status and Erase Status bits in the status register, it can not clear them. Two reasons exist for operating the status register in this fashion. The first is a synchronization. The WSM does not know when the host CPU has read the status register, therefore it would not know when to clear the status bits. Secondly, if the CPU is programming a string of bytes, it may be more efficient to query the status register after programming the string. Thus, if any errors exist while programming the string, the status register will return the accumulated error status.



**Program Setup (40H or 10H)**

This command simply sets the CUI into a state such that the next write will load the address and data registers. Either 40H or 10H can be used for Program Setup. Both commands are included to accommodate efforts to achieve an industry standard command code set.

**Program**

The second write after the program setup command, will latch addresses and data. Also, the CUI initiates the WSM to begin execution of the program algorithm. While the WSM finishes the algorithm, the device will output Status Register contents. Note that the WSM cannot be suspended during programming.

**Erase Setup (20H)**

Prepares the CUI for the Erase Confirm command. No other action is taken. If the next command is not an Erase Confirm command then the CUI will set both the Program Status and Erase Status bits of the Status Register to a "1", place the device into the Read Status Register state, and wait for another command.

**Erase Confirm (D0H)**

If the previous command was an Erase Setup command, then the CUI will enable the WSM to erase, at the same time closing the address and data latches, and respond only to the Read Status Register and Erase Suspend commands. While the WSM is executing, the device will output Status Register data when OE# is toggled low. Status Register data can only be updated by toggling either OE# or CE# low.

**Erase Suspend (B0H)**

This command only has meaning while the WSM is executing an Erase operation, and therefore will only be responded to during an erase operation. After this command has been executed, the CUI will set an output that directs the WSM to suspend Erase operations, and then return to responding to only Read Status Register or to the Erase Resume commands. Once the WSM has reached the Suspend state, it will set an output into the CUI which allows the CUI to respond to the Read Array, Read Status Register, and Erase Resume commands. In this mode, the CUI will not respond to any other commands. The WSM will also set the WSM Status bit to a "1". The WSM will continue to run, idling in the SUSPEND state, regardless of the state of all input

control pins, with the exclusion of RP#. RP# will immediately shut down the WSM and the remainder of the chip. During a suspend operation, the data and address latches will remain closed, but the address pads are able to drive the address into the read path.

**Erase Resume (D0H)**

This command will cause the CUI to clear the Suspend state and set the WSM Status bit to a "0", but only if an Erase Suspend command was previously issued. Erase Resume will not have any effect in all other conditions.

**3.3.3 STATUS REGISTER**

The 2-Mbit boot block flash family contains a status register which may be read to determine when a program or erase operation is complete, and whether that operation completed successfully. The status register may be read at any time by writing the Read Status command to the CUI. After writing this command, all subsequent Read operations output data from the status register until another command is written to the CUI. A Read Array command must be written to the CUI to return to the Read Array mode.

The status register bits are output on DQ[0:7] whether the device is in the byte-wide (x8) or word-wide (x16) mode. In the word-wide mode the upper byte, DQ[8:15] is set to 00H during a Read Status command. In the byte-wide mode, DQ[8:14] are tri-stated and DQ15/A-1 retains the low order address function.

It should be noted that the contents of the status register are latched on the falling edge of OE# or CE# whichever occurs last in the read cycle. This prevents possible bus errors which might occur if the contents of the status register change while reading the status register. CE# or OE# must be toggled with each subsequent status read, or the completion of a program or erase operation will not be evident.

The Status Register is the interface between the microprocessor and the Write State Machine (WSM). When the WSM is active, this register will indicate the status of the WSM, and will also hold the bits indicating whether or not the WSM was successful in performing the desired operation. The WSM sets status bits "Three" through "Seven" and clears bits "Six" and "Seven", but cannot clear status bits "Three" through "Five". These bits can only be cleared by the controlling CPU through the use of the Clear Status Register command.



### 3.3.3.1 Status Register Bit Definition

Table 4. Status Register Definitions

WSMS	ESS	ES	PS	VPPS	R	R	R
7	6	5	4	3	2	1	0
<p><b>SR.7 = WRITE STATE MACHINE STATUS</b>  1 = Ready  0 = Busy</p> <p><b>SR.6 = ERASE SUSPEND STATUS</b>  1 = Erase Suspended  0 = Erase in Progress/Completed</p> <p><b>SR.5 = ERASE STATUS</b>  1 = Error in Block Erasure  0 = Successful Block Erase</p> <p><b>SR.4 = PROGRAM STATUS</b>  1 = Error in Byte/Word Program  0 = Successful Byte/Word Program</p> <p><b>SR.3 = Vpp STATUS</b>  1 = Vpp Low Detect; Operation Abort  0 = Vpp OK</p> <p><b>SR.2-SR.0 = RESERVED FOR FUTURE ENHANCEMENTS</b></p>							
<p><b>NOTES:</b></p> <p>Write State Machine Status bit must first be checked to determine byte/word program or block erase completion, before the Program or Erase Status bits are checked for success.</p> <p>When Erase Suspend is issued, WSM halts execution and sets both WSMS and ESS bits to "1". ESS bit remains set to "1" until an Erase Resume command is issued.</p> <p>When this bit is set to "1", WSM has applied the maximum number of erase pulses to the block and is still unable to successfully perform an erase verify.</p> <p>When this bit is set to "1", WSM has attempted but failed to Program a byte or word.</p> <p>The Vpp Status bit, unlike an A/D converter, does not provide continuous indication of Vpp level. The WSM interrogates the Vpp level only after the byte write or block erase command sequences have been entered and informs the system if Vpp has not been switched on. The Vpp Status bit is not guaranteed to report accurate feedback between VppL and VppH.</p> <p>These bits are reserved for future use and should be masked out when polling the Status Register.</p>							

### 3.3.3.2 Clearing the Status Register

Certain bits in the status register are set by the write state machine, and can only be reset by the system software. These bits can indicate various failure conditions. By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several bytes or erasing multiple blocks in sequence). The status register may then be read to determine if an error occurred during that programming or erasure series. This adds flexibility to the way the device may be programmed or erased. To clear the status register, the Clear Status Register command is written to the CUI. Then, any other command may be issued to the CUI. Note again that before a read cycle can be initiated, a Read Array command must be written to the CUI to specify whether the read data is to come from the array, status register, or Intelligent Identifier.

### 3.3.4 PROGRAM MODE

Program is executed by a two-write sequence. The Program Setup command is written to the CUI followed by a second write which specifies the address and data to be programmed. The write state machine will execute a sequence of internally timed events to:

1. Program the desired bits of the addressed memory word (byte), and
2. Verify that the desired bits are sufficiently programmed

Programming of the memory results in specific bits within a byte or word being changed to a "0".

If the user attempts to program "1"s, there will be no change of the memory cell content and no error occurs.

Similar to erasure, the status register indicates whether programming is complete. While the program sequence is executing, bit 7 of the status register is a "0". The status register can be polled by

toggling either CE# or OE# to determine when the program sequence is complete. Only the Read Status Register command is valid while programming is active.

When programming is complete, the status bits, which indicate whether the program operation was successful, should be checked. If the programming operation was unsuccessful, Bit 4 of the status register is set to a "1" to indicate a Program Failure. If Bit 3 is set then  $V_{pp}$  was not within acceptable limits, and the WSM will not execute the programming sequence.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after programming is completed; however, it must be recognized that reads from the memory, status register, or Intelligent Identifier cannot be accomplished until the CUI is given the appropriate command. A Read Array command must first be given before memory contents can be read.

Figure 6 shows a system software flowchart for device byte programming operation. Figure 7 shows a similar flowchart for device word programming operation (A28F200BX-only).

### 3.3.5 ERASE MODE

Erasure of a single block is initiated by writing the Erase Setup and Erase Confirm commands to the CUI, along with the addresses, A[12:16], identifying the block to be erased. These addresses are latched internally when the Erase Confirm command is issued. Block erasure results in all bits within the block being set to "1".

The WSM will execute a sequence of internally timed events to:

1. Program all bits within the block
2. Verify that all bits within the block are sufficiently programmed
3. Erase all bits within the block and
4. Verify that all bits within the block are sufficiently erased

While the erase sequence is executing, Bit 7 of the status register is a "0".

When the status register indicates that erasure is complete, the status bits, which indicate whether the erase operation was successful, should be checked. If the erasure operation was unsuccessful, Bit 5 of the status register is set to a "1" to indicate an Erase Failure. If  $V_{pp}$  was not within acceptable limits after the Erase Confirm command is issued, the WSM will not execute an erase sequence; instead, Bit 5 of the status register is set to a "1" to indicate

an Erase Failure, and Bit 3 is set to a "1" to identify that  $V_{pp}$  supply voltage was not within acceptable limits.

The status register should be cleared before attempting the next operation. Any CUI instruction can follow after erasure is completed; however, it must be recognized that reads from the memory array, status register, or Intelligent Identifier can not be accomplished until the CUI is given the appropriate command. A Read Array command must first be given before memory contents can be read.

Figure 8 shows a system software flowchart for Block Erase operation.

#### 3.3.5.1 Suspending and Resuming Erase

Since an erase operation typically requires 1.5 to 3 seconds to complete, an Erase Suspend command is provided. This allows erase-sequence interruption in order to read data from another block of the memory. Once the erase sequence is started, writing the Erase Suspend command to the CUI requests that the Write State Machine (WSM) pause the erase sequence at a predetermined point in the erase algorithm. The status register must be read to determine when the erase operation has been suspended.

At this point, a Read Array command can be written to the CUI in order to read data from blocks other than that which is being suspended. The only other valid command at this time is the Erase Resume command or Read Status Register operation.

Figure 9 shows a system software flowchart detailing the operation.

During Erase Suspend mode, the chip can go into a pseudo-standby mode by taking CE# to  $V_{IH}$  and the active current is now a maximum of 10 mA. If the chip is enabled while in this mode by taking CE# to  $V_{IL}$ , the Erase Resume command can be issued to resume the erase operation.

Upon completion of reads from any block other than the block being erased, the Erase Resume command must be issued. When the Erase Resume command is given, the WSM will continue with the erase sequence and complete erasing the block. As with the end of erase, the status register must be read, cleared, and the next instruction issued in order to continue.

### 3.4.6 EXTENDED CYCLING

Intel has designed extended cycling capability into its ETOX III flash memory technology. The 2-Mbit boot block flash family is designed for 1,000 program/erase cycles on each of the five blocks. The combination of low electric fields, clean oxide processing and minimized oxide area per memory cell subjected to the tunneling electric field, results in very high cycling capability.




Figure 6. Automated Byte Programming Flowchart




Figure 7. Automated Word Programming Flowchart






Figure 8. Automated Block Erase Flowchart




Figure 9. Erase Suspend/Resume Flowchart

### 3.4 Power Consumption

#### 3.4.1 ACTIVE POWER

With CE# at a logic-low level and RP# at a logic-high level, the device is placed in the active mode. The device  $I_{CC}$  current is a maximum of 65 mA at 10 MHz with TTL input signals.

#### 3.4.2 AUTOMATIC POWER SAVINGS

Automatic Power Savings (APS) is a low power feature during active mode of operation. The 2-Mbit family of products incorporate Power Reduction Control (PRC) circuitry which basically allows the device to put itself into a low current state when it is not being accessed. After data is read from the memory array, PRC logic controls the device's power consumption by entering the APS mode where

maximum  $I_{CC}$  current is 3 mA and typical  $I_{CC}$  current is 1 mA. The device stays in this static state with outputs valid until a new location is read.

#### 3.4.3 STANDBY POWER

With CE# at a logic-high level ( $V_{IH}$ ), and the CUI in read mode, the memory is placed in standby mode where the maximum  $I_{CC}$  standby current is 100  $\mu$ A with CMOS input signals. The standby operation disables much of the device's circuitry and substantially reduces device power consumption. The outputs (DQ[0:15] or DQ[0:7]) are placed in a high-impedance state independent of the status of the OE# signal. When the 2-Mbit boot block flash family is deselected during erase or program functions, the devices will continue to perform the erase or program function and consume program or erase active power until program or erase is completed.

The 2-Mbit boot block flash family has a RP# pin which places the device in the deep power-down mode. When RP# is at a logic-low ( $GND \pm 0.2V$ ), all circuits are turned off and the device typically draws a maximum 80  $\mu A$  of  $V_{CC}$  current.

During read modes, the RP# pin going low deselects the memory and places the output drivers in a high impedance state. Recovery from the deep power-down state, requires a minimum of 300 ns to access valid data ( $t_{PHQV}$ ).

During erase or program modes, RP# low will abort either erase or program operation. The contents of the memory are no longer valid as the data has been corrupted by the RP# function. As in the read mode above, all internal circuitry is turned off to achieve the low current level.

RP# transitions to  $V_{IL}$  or turning power off to the device will clear the status register.

This use of RP# during system reset is important with automated write/erase devices. When the system comes out of reset it expects to read from the flash memory. Automated flash memories provide status information when accessed during write/erase modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization would not occur because the flash memory would be providing the status information instead of array data. Intel's Flash Memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application RP# is controlled by the same RESET# signal that resets the system CPU.

### 3.5 Power-Up Operation

The 2-Mbit boot block flash family is designed to offer protection against accidental block erasure or programming during power transitions. Upon power-up the 2-Mbit boot block flash family is indifferent as to which power supply,  $V_{PP}$  or  $V_{CC}$ , powers-up first. Power supply sequencing is not required.

The 2-Mbit boot block flash family ensures the CUI is reset to the read mode on power-up.

In addition, on power-up the user must either drop CE# low or present a new address to ensure valid data at the outputs.

A system designer must guard against spurious writes for  $V_{CC}$  voltages above  $V_{LKO}$  when  $V_{PP}$  is active. Since both WE# and CE# must be low for a command write, driving either signal to  $V_{IH}$  will inhibit writes to the device. The CUI architecture provides an added level of protection since alteration of mem-

pletion of the two-step command sequences. Finally, the device is disabled until RP# is brought to  $V_{IH}$ , regardless of the state of its control inputs. This feature provides yet another level of memory protection.

### 3.6 Power Supply Decoupling

Flash memory's power switching characteristics require careful device decoupling methods. System designers are interested in 3 supply current issues:

- Standby current levels ( $I_{CCS}$ )
- Active current levels ( $I_{CCR}$ )
- Transient peaks produced by falling and rising edges of CE#.

Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress these transient voltage peaks. Each flash device should have a 0.1  $\mu F$  ceramic capacitor connected between each  $V_{CC}$  and GND, and between its  $V_{PP}$  and GND. These high frequency, low-inductance capacitors should be placed as close as possible to the package leads.

#### 3.6.1 $V_{PP}$ TRACE ON PRINTED CIRCUIT BOARDS

Writing to flash memories while they reside in the target system, requires special consideration of the  $V_{PP}$  power supply trace by the printed circuit board designer. The  $V_{PP}$  pin supplies the flash memory cell's current for programming and erasing. One should use similar trace widths and layout considerations given to the  $V_{CC}$  power supply trace. Adequate  $V_{PP}$  supply traces and decoupling will decrease spikes and overshoots.

#### 3.6.2 $V_{CC}$ , $V_{PP}$ AND RP# TRANSITIONS

The CUI latches commands as issued by system software and is not altered by  $V_{PP}$  or CE# transitions or WSM actions. Its state upon power-up, after exit from deep power-down mode or after  $V_{CC}$  transitions below  $V_{LKO}$  (Lockout voltage), is Read Array mode.

After any word/byte write or block erase operation is complete and even after  $V_{PP}$  transitions down to  $V_{PPL}$ , the CUI must be reset to Read Array mode via the Read Array command when accesses to the flash memory are desired.

**ABSOLUTE MAXIMUM RATINGS\***

Automatic Operating Temperature	
During Read .....	-40°C to +125°C
During Block Erase and Word/Byte Write .....	-40°C to +125°C
Temperature Under Bias .....	-40°C to +125°C
Storage Temperature .....	-65°C to +150°C
Voltage on Any Pin (except V <sub>CC</sub> , A <sub>9</sub> , V <sub>PP</sub> and RP#)	
with Respect to GND .....	-2.0V to +7.0V(2)
Voltage on Pin RP# or Pin A <sub>9</sub> with Respect to GND .....	
	-2.0V to +13.5V(2, 3)
V <sub>PP</sub> Program Voltage with Respect to GND during Block Erase and Word/Byte Write .....	
	-2.0V to +14.0V(2, 3)
V <sub>CC</sub> Supply Voltage with Respect to GND .....	
	-2.0V to +7.0V(2)
Output Short Circuit Current .....	100 mA(4)

**NOTES:**

1. Operating temperature is for automotive product defined by this specification.
2. Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20 ns. Maximum DC voltage on input/output pins is V<sub>CC</sub> + 0.5V which, during transitions, may overshoot to V<sub>CC</sub> + 2.0V for periods <20 ns.
3. Maximum DC voltage on V<sub>PP</sub> may overshoot to +14.0V for periods <20 ns. Maximum DC voltage on RP# or A<sub>9</sub> may overshoot to 13.5V for periods <20 ns.
4. Output shorted for no more than one second. No more than one output shorted at a time.

**OPERATING CONDITIONS**

Symbol	Parameter	Notes	Min	Max	Units
T <sub>A</sub>	Operating Temperature		-40	125	°C
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage (10%)	5	4.50	5.50	V

**DC CHARACTERISTICS**

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
I <sub>LI</sub>	Input Load Current	1			±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or GND
I <sub>LO</sub>	Output Leakage Current	1			±10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1, 3			1.5	mA	V <sub>CC</sub> = V <sub>CC</sub> Max CE# = RP# = V <sub>IH</sub>
					130	μA	V <sub>CC</sub> = V <sub>CC</sub> Max CE# = RP# = V <sub>CC</sub> ± 0.2V A28F200BX: BYTE# = V <sub>CC</sub> ± 0.2V or GND

**NOTICE:** This data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

**\*WARNING:** Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.



## DC CHARACTERISTICS (Continued)

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current	1			80	μA	RP# = GND ± 0.2V
I <sub>CCR</sub>	V <sub>CC</sub> Read Current for A28F200BX Byte-Wide and Word-Wide Mode	1, 5, 6			60	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE# = GND f = 10 MHz, I <sub>OUT</sub> = 0 mA CMOS Inputs
					65	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE# = V <sub>IL</sub> f = 10 MHz, I <sub>OUT</sub> = 0 mA TTL Inputs
I <sub>CCW</sub>	V <sub>CC</sub> Write Current	1, 4			65	mA	Word Write in Progress
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase Current	1, 4			30	mA	Block Erase in Progress
I <sub>CCES</sub>	V <sub>CC</sub> Erase Suspend Current	1, 2		5	10	mA	Block Erase Suspended, CE# = V <sub>IH</sub>
I <sub>PPS</sub>	V <sub>PP</sub> Standby Current	1			±0.15	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current	1			5.0	μA	RP# = GND ± 0.2V
I <sub>PPR</sub>	V <sub>PP</sub> Read Current	1			200	μA	V <sub>PP</sub> > V <sub>CC</sub>
I <sub>PPW</sub>	V <sub>PP</sub> Word Write Current	1			40	mA	V <sub>PP</sub> = V <sub>PPH</sub> Word Write in Progress
I <sub>PPW</sub>	V <sub>PP</sub> Byte Write Current	1			30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Byte Write in Progress
I <sub>PPE</sub>	V <sub>PP</sub> Block Erase Current	1			30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Block Erase in Progress
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	1			200	μA	V <sub>PP</sub> = V <sub>PPH</sub> Block Erase Suspended
I <sub>RP#</sub>	RP# Current	1, 4			500	μA	RP# = V <sub>HH</sub>
I <sub>ID</sub>	A <sub>g</sub> Intelligent Identifier Current	1, 4			500	μA	A <sub>g</sub> = V <sub>ID</sub>
V <sub>ID</sub>	A <sub>g</sub> Intelligent Identifier Voltage		11.5		13.0	V	
V <sub>IL</sub>	Input Low Voltage		-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	V <sub>CC</sub> = V <sub>CC</sub> Min I <sub>OL</sub> = 5.8 mA
V <sub>OH</sub>	Output High Voltage		2.4			V	V <sub>CC</sub> = V <sub>CC</sub> Min I <sub>OH</sub> = -2.5 mA
V <sub>PLL</sub>	V <sub>PP</sub> during Normal Operations	3	0.0		6.5	V	
V <sub>PPH</sub>	V <sub>PP</sub> during Erase/Write Operations	7	11.4	12.0	12.6	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.0			V	
V <sub>HH</sub>	RP# Unlock Voltage		11.5		13.0	V	Boot Block Write/Erase

CAPACITANCE(4)  $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$


Symbol	Parameter	Typ	Max	Unit	Condition
$C_{IN}$	Input Capacitance	6	8	pF	$V_{IN} = 0\text{V}$
$C_{OUT}$	Output Capacitance	10	12	pF	$V_{OUT} = 0\text{V}$

NOTES:


1. All currents are in RMS unless otherwise noted. Typical values at  $V_{CC} = 5.0\text{V}$ ,  $V_{PP} = 12.0\text{V}$ ,  $T = 25^\circ\text{C}$ . These currents are valid for all product versions (packages and speeds).
2.  $I_{CCES}$  is specified with the device deselected. If the device is read while in Erase Suspend Mode, current draw is the sum of  $I_{CCES}$  and  $I_{CCR}$ .
3. Block Erases and Word/Byte Writes are inhibited when  $V_{PP} = V_{PPL}$  and not guaranteed in the range between  $V_{PPH}$  and  $V_{PPL}$ .
4. Sampled, not 100% tested.
5. Automatic Power Savings (APS) reduces  $I_{CCR}$  to less than 1 mA typical in static operation.
6. CMOS Inputs are either  $V_{CC} \pm 0.2\text{V}$  or  $\text{GND} \pm 0.2\text{V}$ . TTL Inputs are either  $V_{IL}$  or  $V_{IH}$ .
7.  $V_{PP} = 12.0\text{V} \pm 5\%$  for applications requiring 1,000 block erase cycles.

STANDARD TEST CONFIGURATION

STANDARD AC INPUT/OUTPUT  
REFERENCE WAVEFORM



STANDARD AC TESTING  
LOAD CIRCUIT




# AC CHARACTERISTICS—Read Only Operations(1):

Versions				A28F200BX-90(4)		Unit
Symbol		Parameter	Notes	Min	Max	
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time		90		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay			90	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	CE # to Output Delay	2		90	ns
t <sub>PHQV</sub>	t <sub>PWH</sub>	RP # High to Output Delay			300	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	OE # to Output Delay	2		45	ns
t <sub>ELQX</sub>	t <sub>LZ</sub>	CE # to Output Low Z	3	0		ns
t <sub>EHQZ</sub>	t <sub>HZ</sub>	CE # High to Output High Z	3		35	ns
t <sub>GLQX</sub>	t <sub>OLZ</sub>	OE # to Output Low Z	3	0		ns
t <sub>GHQZ</sub>	t <sub>DF</sub>	OE # High to Output High Z	3		35	ns
	t <sub>OH</sub>	Output Hold from Addresses, CE # or OE # Change, Whichever is First	3	0		ns
t <sub>ELFL</sub> t <sub>ELFH</sub>		CE # to BYTE # Switching Low or High	3		5	ns
t <sub>FHQV</sub>		BYTE # Switching High to Valid Output Delay	3, 5		90	ns
t <sub>FLQZ</sub>		BYTE # Switching Low to Output High Z	3		35	ns

## NOTES:

1. See AC Input/Output Reference Waveform for timing measurements.
2. OE # may be delayed up to t<sub>CE</sub>–t<sub>OE</sub> after the falling edge of CE # without impact on t<sub>CE</sub>.
3. Sampled, not 100% tested.
4. See Standard Test Configuration.
5. t<sub>FLQV</sub>, BYTE # switching low to valid output delay, will be equal to t<sub>AVQV</sub>, measured from the time DQ<sub>5</sub>/A<sub>–1</sub> becomes valid.

Figure 10. AC Waveforms for Read Operations








Figure 11. BYTE # Timing for Both Read and Write Operations for A28F200BX

**AC CHARACTERISTICS** For WE #-Controlled Write Operations(1):

Versions(4)			A28F200BX-90(9)		Unit
Symbol	Parameter	Notes	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	90		ns
t <sub>PHWL</sub>	t <sub>PS</sub>	RP# High Recovery to WE# Going Low	210		ns
t <sub>ELWL</sub>	t <sub>CS</sub>	CE# Setup to WE# Going Low	0		ns
t <sub>PHHWH</sub>	t <sub>PHS</sub>	RP# V <sub>HH</sub> Setup to WE# Going High	6, 8	100	ns
t <sub>VPWH</sub>	t <sub>VPS</sub>	V <sub>PP</sub> Setup to WE# Going High	5, 8	100	ns
t <sub>AVWH</sub>	t <sub>AS</sub>	Address Setup to WE# Going High	3	60	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup to WE# Going High	4	60	ns
t <sub>WLWH</sub>	t <sub>WP</sub>	WE# Pulse Width	60		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold from WE# High	4	0	ns
t <sub>WHAX</sub>	t <sub>AH</sub>	Address Hold from WE# High	3	10	ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE# Hold from WE# High	10		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	WE# Pulse Width High	30		ns
t <sub>WHQV1</sub>		Duration of Word/Byte Write Operation	2, 5	7	μs
t <sub>WHQV2</sub>		Duration of Erase Operation (Boot)	2, 5, 6	0.4	s
t <sub>WHQV3</sub>		Duration of Erase Operation (Parameter)	2, 5	0.4	s
t <sub>WHQV4</sub>		Duration of Erase Operation (Main)	2, 5, 6	0.7	s
t <sub>QWL</sub>	t <sub>VPH</sub>	V <sub>PP</sub> Hold from Valid SRD	5, 8	0	ns
t <sub>QVPH</sub>	t <sub>PHH</sub>	RP# V <sub>HH</sub> Hold from Valid SRD	6, 8	0	ns
t <sub>PHBR</sub>		Boot-Block Relock Delay	7, 8	100	ns

**NOTES:**

1. Read timing characteristics during write and erase operations are the same as during read-only operations. Refer to AC Characteristics during Read Mode.
2. The on-chip WSM completely automates program/erase operations; program/erase algorithms are now controlled internally which includes verify and margining operations.
3. Refer to command definition table for valid A<sub>IN</sub>.
4. Refer to command definition table for valid D<sub>IN</sub>.
5. Program/Erase durations are measured to valid SRD data (successful operation, SR.7 = 1).
6. For Boot Block Program/Erase, RP# should be held at V<sub>HH</sub> until operation completes successfully.
7. Time t<sub>PHBR</sub> is required for successful relocking of the Boot Block.
8. Sampled but not 100% tested.
9. See Standard Test Configuration.

**BLOCK ERASE AND WORD/BYTE WRITE PERFORMANCE:  $V_{pp} = 12.0V \pm 5\%$**

Parameter	Notes	A28F200BX-90			Unit
		Min	Typ(1)	Max	
Boot/Parameter Block Erase Time	2		1.5	10.5	s
Main Block Erase Time	2		3.0	18	s
Main Block Byte Program Time	2		1.4	5.0	s
Main Block Word Program Time	2		0.7	2.5	s

**NOTES:**

1. 25°C, 12.0V  $V_{pp}$ .
2. Excludes System-Level Overhead.



8-64



# AC CHARACTERISTICS FOR CE #-CONTROLLED WRITE OPERATIONS(1, 9)

Versions			A28F200BX-90(10)		Unit
Symbol	Parameter	Notes	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	90		ns
t <sub>PHL</sub>	t <sub>PS</sub>	RP # High Recovery to CE # Going Low	210		ns
t <sub>WLEL</sub>	t <sub>WS</sub>	WE # Setup to CE # Going Low	0		ns
t <sub>PHHEH</sub>	t <sub>PHS</sub>	RP # V <sub>HH</sub> Setup to CE # Going High	100		ns
t <sub>VPEH</sub>	t <sub>VPS</sub>	V <sub>PP</sub> Setup to CE # Going High	100		ns
t <sub>AVEH</sub>	t <sub>AS</sub>	Address Setup to CE # Going High	60		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup to CE # Going High	60		ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE # Pulse Width	60		ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold from CE # High	0		ns
t <sub>EHAX</sub>	t <sub>AH</sub>	Address Hold from CE # High	10		ns
t <sub>EHWH</sub>	t <sub>WH</sub>	WE # Hold from CE # High	10		ns
t <sub>EH</sub>	t <sub>CPH</sub>	CE # Pulse Width High	30		ns
t <sub>EHQV1</sub>		Duration of Word/Byte Programming Operation	7		μs
t <sub>EHQV2</sub>		Duration of Erase Operation (Boot)	0.4		s
t <sub>EHQV3</sub>		Duration of Erase Operation (Parameter)	0.4		s
t <sub>EHQV4</sub>		Duration of Erase Operation (Main)	0.7		s
t <sub>QWL</sub>	t <sub>VPH</sub>	V <sub>PP</sub> Hold from Valid SRD	0		ns
t <sub>QVPH</sub>	t <sub>PHH</sub>	RP # V <sub>HH</sub> Hold from Valid SRD	0		ns
t <sub>PHBR</sub>		Boot-Block Relock Delay	7	100	ns

## NOTES:

1. Chip-Enable Controlled Writes: Write operations are driven by the valid combination of CE # and WE # in systems where CE # defines the write pulse-width (within a longer WE # timing waveform), all set-up, hold and inactive WE # time should be measured relative to the CE # waveform.
- 2, 3, 4, 5, 6, 7, 8: Refer to AC Characteristics for WE #-Controlled Write Operations.
9. Read timing characteristics during write and erase operations are the same as during read-only operations. Refer to AC Characteristics during Read Mode.
10. See Standard Test Configuration.

The timing diagram illustrates the sequence of operations for the 290500 device, including power-up, programming, and data reading. The signals and their timing parameters are as follows:

- V<sub>CC</sub> POWER-UP & STANDBY:** The power supply voltage transitions from V<sub>IL</sub> to V<sub>PH</sub> (6.5V) and then to V<sub>PPH</sub>.
- ADDRESSES (A):** The address bus shows the sequence of commands: WRITE PROGRAM OR ERASE SETUP COMMAND, VALID ADDRESS & DATA (PROGRAM) OR ERASE CONFIRM COMMAND, AUTOMATED PROGRAM OR ERASE DELAY, READ STATUS REGISTER DATA, and WRITE READ ARRAY COMMAND. Timing parameters include  $t_{AVAV}$ ,  $t_{AVEH}$ , and  $t_{EHAX}$ .
- WE# (W):** The write enable signal transitions from V<sub>IL</sub> to V<sub>IH</sub>. Timing parameters include  $t_{WLEL}$  and  $t_{EHWH}$ .
- OE# (G):** The output enable signal transitions from V<sub>IL</sub> to V<sub>IH</sub>. Timing parameters include  $t_{EHV1,2,3,4}$ .
- CE# (E):** The chip enable signal transitions from V<sub>IL</sub> to V<sub>IH</sub>. Timing parameters include  $t_{EHV1,2,3,4}$ ,  $t_{EHV1,2,3,4}$ ,  $t_{EHV1,2,3,4}$ , and  $t_{EHV1,2,3,4}$ .
- DATA (D/Q):** The data bus shows the sequence of data: HIGH Z, D<sub>IN</sub>, D<sub>IN</sub>, VALID SRD, and D<sub>IN</sub>. Timing parameters include  $t_{PHV1,2,3,4}$ ,  $t_{PHV1,2,3,4}$ ,  $t_{PHV1,2,3,4}$ , and  $t_{PHV1,2,3,4}$ .
- RP# (P):** The read pulse signal transitions from V<sub>IL</sub> to V<sub>PH</sub> (6.5V) and then to V<sub>PPH</sub>. Timing parameters include  $t_{PHV1,2,3,4}$  and  $t_{PHV1,2,3,4}$ .
- V<sub>PP</sub> (V):** The programming voltage transitions from V<sub>IL</sub> to V<sub>PPH</sub> and then to V<sub>PPV</sub>. Timing parameters include  $t_{PHV1,2,3,4}$  and  $t_{PHV1,2,3,4}$ .

# ORDERING INFORMATION

<div> <div> <div>A</div> <div>P</div> <div>A</div> <div>2</div> <div>8</div> <div>F</div> <div>2</div> <div>0</div> <div>0</div> <div>8</div> <div>X</div> <div>-</div> <div>9</div> <div>0</div> </div> <div> <div>PACKAGE</div> <div>PA = 44 LEAD PSOP</div> </div> <div> <div>ACCESS SPEED (ns)</div> <div>90 ns</div> </div> <div>290500-18</div> </div>											
<div>Valid Combinations:</div> <div> <div>APA28F200BX-T90</div> <div>APA28F200BX-B90</div> </div>											

## ADDITIONAL INFORMATION

- A28F400BX Datasheet
- 28F400BX/28F004BX Datasheet
- A28F200BX-L/28F002BX-L Datasheet
- 28F400BX-L/28F004BX-L Datasheet
- AP-363 "Extended Flash BIOS Design for Portable Computers"
- ER-28 "ETOX™ III Flash Memory Technology"
- ER-29 "The Intel 2/4-Mbit Boot Block Flash Memory Family"

## Order Number

- 290501
- 290451
- 290449
- 290450
- 292098
- 204012
- 294013



## A28F010 1024K (128K x 8) CMOS FLASH MEMORY (Automotive)

- Extended Automotive Temperature Range:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Flash Memory Electrical Chip-Erase
  - 1 Second Typical Chip-Erase
- Quick-Pulse Programming Algorithm
  - 10  $\mu\text{s}$  Typical Byte-Program
  - 2 Second Chip-Program
- 1,000 Erase/Program Cycles Minimum over Automotive Temperature Range
- 12.0V  $\pm 5\%$   $V_{\text{PP}}$
- High-Performance Read
  - 150 ns Maximum Access Time
- CMOS Low Power Consumption
  - 30 mA Maximum Active Current
  - 100  $\mu\text{A}$  Maximum Standby Current
- Integrated Program/Erase Stop Timer
- Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface
- Noise Immunity Features
  - $\pm 10\%$   $V_{\text{CC}}$  Tolerance
  - Maximum Latch-Up Immunity through EPI Processing
- ETOX™ III Flash Nonvolatile Memory Technology
  - EPROM-Compatible Process Base
  - High-Volume Manufacturing Experience
- JEDEC-Standard Pinouts
  - 32-Pin Plastic DIP
  - 32-Lead PLCC

(See Packaging Spec., Order #231369)

Intel's 28F010 CMOS flash memory offers the most cost-effective and reliable alternative for read/write random access nonvolatile memory. The 28F010 adds electrical chip-erase and reprogramming to familiar EPROM technology. Memory contents can be rewritten: in a test socket; in a PROM-programmer socket; on-board during subassembly test; in-system during final test; and in-system after-sale. The 28F010 increases memory flexibility, while contributing to time- and cost-savings.

The 28F010 is a 1024-kilobit nonvolatile memory organized as 131,072 bytes of 8 bits. Intel's 28F010 is offered in 32-pin Plastic DIP or 32-lead PLCC packages. Pin assignments conform to JEDEC standards.

Extended erase and program cycling capability is designed into Intel's ETOX™ III (EPROM Tunnel Oxide) process technology. Advanced oxide processing, an optimized tunneling structure, and lower electric field combine to extend reliable cycling beyond that of traditional EEPROMs. With the 12.0V  $V_{\text{PP}}$  supply, the 28F010 performs a minimum of 1,000 erase and program cycles well within the time limits of the Quick-Pulse Programming and Quick-Erase algorithms.

Intel's 28F010 employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 150 nanosecond access time provides no-WAIT-state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 100  $\mu\text{A}$  translates into power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins, from  $-1\text{V}$  to  $V_{\text{CC}} + 1\text{V}$ .

With Intel's ETOX III process base, the 28F010 leverages years of EPROM experience to yield the highest levels of quality, reliability, and cost-effectiveness.

In order to meet the rigorous environmental requirements of automotive applications, Intel offers the 28F010 in extended automotive temperature range. Read and write characteristics are guaranteed over the range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  ambient.






Figure 1. 28F010 Block Diagram

## AUTOMOTIVE TEMPERATURE FLASH MEMORIES

The Intel Automotive Flash memories have received additional processing to enhance product characteristics. The automotive temperature range is  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  during the read/write/erase/program operations.

Speed Versions	Packaging Options	
	Plastic DIP	PLCC
150	AP	AN




Figure 2. 28F010 Pin Configurations

Table 1. Pin Description

Symbol	Type	Name and Function
A <sub>0</sub> –A <sub>16</sub>	INPUT	<b>ADDRESS INPUTS</b> for memory addresses. Addresses are internally latched during a write cycle.
DQ <sub>0</sub> –DQ <sub>7</sub>	INPUT/OUTPUT	<b>DATA INPUT/OUTPUT:</b> Inputs data during memory write cycles; outputs data during memory read cycles. The data pins are active high and float to tri-state OFF when the chip is deselected or the outputs are disabled. Data is internally latched during a write cycle.
CE#	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. CE# is active low; CE# high deselects the memory device and reduces power consumption to standby levels.
OE#	INPUT	<b>OUTPUT ENABLE:</b> Gates the devices output through the data buffers during a read cycle. OE# is active low.
WE#	INPUT	<b>WRITE ENABLE:</b> Controls writes to the control register and the array. Write enable is active low. Addresses are latched on the falling edge and data is latched on the rising edge of the WE# pulse. <b>Note:</b> With V <sub>PP</sub> ≤ 6.5V, memory contents cannot be altered.
V <sub>PP</sub>		<b>ERASE/PROGRAM POWER SUPPLY</b> for writing the command register, erasing the entire array, or programming bytes in the array.
V <sub>CC</sub>		<b>DEVICE POWER SUPPLY</b> (5V ± 10%)
V <sub>SS</sub>		<b>GROUND</b>
NC		<b>NO INTERNAL CONNECTION</b> to device. Pin may be driven or left floating.

The 28F010 flash-memory adds electrical chip-erase and reprogrammability to EPROM non-volatility and ease of use. The 28F010 is ideal for storing code or data-tables in applications where periodic updates are required. The 28F010 also serves as a dense, nonvolatile data acquisition and storage medium.

The need for code updates pervades all phases of a system's life—from prototyping to system manufacture to after-sale service. In the factory, during prototyping, revisions to control code necessitate ultraviolet erasure and reprogramming of EPROM-based prototype codes. The 28F010 replaces the 15- to 20-minute ultraviolet erasure with one-second electrical erasure. Electrical chip-erase and reprogramming occur in the same workstation or PROM-programmer socket.

Diagnostics, performed at subassembly or final assembly stages, often require the socketing of EPROMs. Socketed test codes are ultimately replaced with EPROMs containing the final program. With electrical chip-erase and reprogramming, the 28F010 is soldered to the circuit board. Test codes are programmed into the 28F010 as it resides on the circuit board. Ultimately, the final code can be downloaded to the device. The 28F010's in-circuit alterability eliminates unnecessary handling and less-reliable socketed connections, while adding greater test flexibility.

Material and labor costs associated with code changes increase at higher levels of system integration—the most costly being code updates after sale. Code "bugs", or the desire to augment system functionality, prompt after-sale code updates. Field revisions to EPROM-based code require the removal of EPROM components or entire boards.

rates socketed memories, reduces overall material costs, and drastically cuts the labor costs associated with code updates. With the 28F010, code updates are implemented locally via an edge-connector, or remotely over a serial communication link.

The 28F010's electrical chip-erase, byte reprogrammability, and complete nonvolatility fit well with data accumulation needs. Electrical chip-erase gives the designer a "blank-slate" in which to log data. Data can be periodically off-loaded for analysis—erasing the slate and repeating the cycle. Or, multiple devices can maintain a "rolling window" of accumulated data.

With high density, nonvolatility, and extended cycling capability, the 28F010 offers an innovative alternative for mass storage. Integrating main memory and backup storage functions into directly executable flash memory boosts system performance, shrinks system size, and cuts power consumption. Reliability exceeds that of electromechanical media, with greater durability in extreme environmental conditions.

A high degree of on-chip feature integration simplifies memory-to-processor interfacing. Figure 3 depicts two 28F010s tied to the 80C186 system bus. The 28F010's architecture minimizes interface circuitry needed for complete in-circuit updates of memory contents.

With cost-effective in-system reprogramming and extended cycling capability, the 28F010 fills the functionality gap between traditional EPROMs and EEPROMs. EPROM-compatible specifications, straightforward interfacing, and in-circuit alterability allows designers to easily augment memory flexibility and satisfy the need for updatable nonvolatile storage in today's designs.




Figure 3. 28F010 in a 80C186 System

## PRINCIPLES OF OPERATION

Flash-memory augments EPROM functionality with in-circuit electrical erasure and reprogramming. The 28F010 introduces a command register to manage this new functionality. The command register allows for: 100% TTL-level control inputs; fixed power supplies during erasure and programming; and maximum EPROM compatibility.

In the absence of high voltage on the  $V_{PP}$  pin, the 28F010 is a read-only memory. Manipulation of the external memory-control pins yields the standard EPROM read, standby, output disable, and Intelligent Identifier operations.

The same EPROM read, standby, and output disable operations are available when high voltage is applied to the  $V_{PP}$  pin. In addition, high voltage on  $V_{PP}$  enables erasure and programming of the device. All functions associated with altering memory contents—Intelligent Identifier, erase, erase verify, program, and program verify—are accessed via the command register.

Commands are written to the register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data

needed for programming or erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the Intelligent Identifier codes, or output data for erase and program verification.

## Integrated Program/Erase Stop Timer

Successive command write cycles define the durations of program and erase operations; specifically, the program or erase time durations are normally terminated by associated program or erase verify commands. An integrated stop timer provides simplified timing control over these operations; thus eliminating the need for maximum program/erase timing specifications. Program and erase pulse durations are minimums only. When the stop timer terminates a program or erase operation, the device enters an inactive state and remains inactive until receiving the appropriate verify or reset command.

## Write Protection

The command register is only alterable when  $V_{PP}$  is at high voltage. Depending upon the application, the system designer may choose to make the  $V_{PP}$  power supply switchable—available only when memory updates are desired. When high voltage is removed,



Table 2. 28F010 Bus Operations

Pins		V <sub>PP</sub> (1)	A <sub>0</sub>	A <sub>9</sub>	CE #	OE #	WE #	DQ <sub>0</sub> -DQ <sub>7</sub>
Operation								
READ-ONLY	Read	V <sub>PPL</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out
	Output Disable	V <sub>PPL</sub>	X	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Tri-State
	Standby	V <sub>PPL</sub>	X	X	V <sub>IH</sub>	X	X	Tri-State
	Intelligent Identifier (Mfr) <sup>(2)</sup>	V <sub>PPL</sub>	V <sub>IL</sub>	V <sub>ID</sub> <sup>(3)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data = 89H
	Intelligent Identifier (Device) <sup>(2)</sup>	V <sub>PPL</sub>	V <sub>IH</sub>	V <sub>ID</sub> <sup>(3)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data = B4H
READ/WRITE	Read	V <sub>PPH</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out <sup>(4)</sup>
	Output Disable	V <sub>PPH</sub>	X	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Tri-State
	Standby <sup>(5)</sup>	V <sub>PPH</sub>	X	X	V <sub>IH</sub>	X	X	Tri-State
	Write	V <sub>PPH</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data In <sup>(6)</sup>

**NOTES:**

1. V<sub>PPL</sub> may be ground, a no-connect with a resistor tied to ground, or  $\leq 6.5V$ . V<sub>PPH</sub> is the programming voltage specified for the device. Refer to D.C. Characteristics. When V<sub>PP</sub> = V<sub>PPL</sub> memory contents can be read but not written or erased.
2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 3. All other addresses low.
3. V<sub>ID</sub> is the Intelligent Identifier high voltage. Refer to DC Characteristics.
4. Read operations with V<sub>PP</sub> = V<sub>PPH</sub> may access array data or the Intelligent Identifier codes.
5. With V<sub>PP</sub> at high voltage, the standby current equals I<sub>CC</sub> + I<sub>pp</sub> (standby).
6. Refer to Table 3 for valid Data-In during a write operation.
7. X can be V<sub>IL</sub> or V<sub>IH</sub>.

the contents of the register default to the read command, making the 28F010 a read-only memory. Memory contents cannot be altered.

Or, the system designer may choose to "hardwire" V<sub>PP</sub>, making the high voltage supply constantly available. In this instance, all operations are performed in conjunction with the command register. The 28F010 is designed to accommodate either design practice, and to encourage optimization of the processor-memory interface.

The two-step Program/Erase write sequence to the Command Register provides additional software write protection.

**BUS OPERATIONS**

**Read**

The 28F010 has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Enable (CE#) is the power control and should be used for device selection. Output-Enable (OE#) is the output control and should be used to gate data from the output pins, independent of device selection. Figure 6 illustrates read timing waveforms.

When V<sub>PP</sub> is low (V<sub>PPL</sub>), the read only operation is active. This permits reading the data in the array and outputting the Intelligent Identifier codes (see Ta-

ble 2). When V<sub>PP</sub> is high (V<sub>PPH</sub>), the default condition of the device is the read only mode. This allows reading the data in the array. Further functionality is achieved though the Command Register as shown in Table 3.

**Output Disable**

With Output-Enable at a logic-high level (V<sub>IH</sub>), output from the device is disabled. Output pins are placed in a high-impedance state.

**Standby**

With Chip-Enable at a logic-high level, the standby operation disables most of the 28F010's circuitry and substantially reduces device power consumption. The outputs are placed in a high-impedance state, independent of the Output-Enable signal. If the 28F010 is deselected during erasure, programming, or program/erase verification, the device draws active current until the operation is terminated.

**Intelligent Identifier Operation**

The Intelligent Identifier operation outputs the manufacturer code (89H) and device code (B4H). Programming equipment automatically matches the device with its proper erase and programming algorithms.

With Chip-Enable and Output-Enable at a logic low level, raising A9 to high voltage  $V_{ID}$  (see DC Characteristics) activates the operation. Data read from locations 0000H and 0001H represent the manufacturer's code and the device code, respectively.

The manufacturer- and device-codes can also be read via the command register, for instances where the 28F010 is erased and reprogrammed in the target system. Following a write of 90H to the command register, a read from address location 0000H outputs the manufacturer code (89H). A read from address 0001H outputs the device code (B4H).

### Write

Device erasure and programming are accomplished via the command register, when high voltage is applied to the  $V_{PP}$  pin. The contents of the register serve as input to the internal state-machine. The state-machine outputs dictate the function of the device.

The command register itself does not occupy an addressable memory location. The register is a latch

used to store the command, along with address and data information needed to execute the command.

The command register is written by bringing Write-Enable to a logic-low level ( $V_{IL}$ ), while Chip-Enable is low. Addresses are latched on the falling edge of Write-Enable, while data is latched on the rising edge of the Write-Enable pulse. Standard microprocessor write timings are used.

Refer to A.C. Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

### COMMAND DEFINITIONS

When low voltage is applied to the  $V_{PP}$  pin, the contents of the command register default to 00H, enabling read-only operations.

Placing high voltage on the  $V_{PP}$  pin enables read/write operations. Device operations are selected by writing specific data patterns into the command register. Table 3 defines these 28F010 register commands.

Table 3. Command Definitions

Command	Bus Cycles	First Bus Cycle			Second Bus Cycle		
		Req'd	Operation(1)	Address(2)	Data(3)	Operation(1)	Address(2)
Read Memory	1		Write	X	00H		
Read Intelligent Identifier Codes(4)	2		Write	X	90H	Read	IA ID
Set-up Erase/Erase(5)	2		Write	X	20H	Write	X 20H
Erase Verify(5)	2		Write	EA	A0H	Read	X EVD
Set-up Program/Program(6)	2		Write	X	40H	Write	PA PD
Program Verify(6)	2		Write	X	C0H	Read	X PVD
Reset(7)	2		Write	X	FFH	Write	X FFH

### NOTES:

- Bus operations are defined in Table 2.
- IA = Identifier address: 00H for manufacturer code, 01H for device code.  
EA = Address of memory location to be read during erase verify.  
PA = Address of memory location to be programmed.  
Addresses are latched on the falling edge of the Write-Enable pulse.
- ID = Data read from location IA during device identification (Mfr = 89H, Device = B4H).  
EVD = Data read from location EA during erase verify.  
PD = Data to be programmed at location PA. Data is latched on the rising edge of Write-Enable.  
PVD = Data read from location PA during program verify. PA is latched on the Program command.
- Following the Read Intelligent ID command, two read operations access manufacturer and device codes.
- Figure 5 illustrates the Quick-Erase Algorithm.
- Figure 4 illustrates the Quick-Pulse Programming Algorithm.
- The second bus cycle must be followed by the desired command register write.

## Read Command

While  $V_{PP}$  is high, for erasure and programming, memory contents can be accessed via the read command. The read operation is initiated by writing 00H into the command register. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command register contents are altered.

The default contents of the register upon  $V_{PP}$  power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the  $V_{PP}$  power transition. Where the  $V_{PP}$  supply is hard-wired to the 28F010, the device powers-up and remains enabled for reads until the command-register contents are changed. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters.

## Intelligent Identifier Command

Flash-memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer- and device-codes must be accessible while the device resides in the target system. PROM programmers typically access signature codes by raising  $A_9$  to a high voltage. However, multiplexing high voltage onto address lines is not a desired system-design practice.

The 28F010 contains an intelligent Identifier operation to supplement traditional PROM-programming methodology. The operation is initiated by writing 90H into the command register. Following the command write, a read cycle from address 0000H retrieves the manufacturer code of 89H. A read cycle from address 0001H returns the device code of B4H. To terminate the operation, it is necessary to write another valid command into the register.

## Set-up Erase/Erase Commands

Set-up Erase is a command-only operation that stages the device for electrical erasure of all bytes in the array. The set-up erase operation is performed by writing 20H to the command register.

To commence chip-erasure, the erase command (20H) must again be written to the register. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command).

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, chip-erasure can only occur when

high voltage is applied to the  $V_{PP}$  pin. In the absence of this high voltage, memory contents are protected against erasure. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

## Erase-Verify Command

The erase command erases all bytes of the array in parallel. After each erase operation, all bytes must be verified. The erase verify operation is initiated by writing A0H into the command register. The address for the byte to be verified must be supplied as it is latched on the falling edge of the Write-Enable pulse. The register write terminates the erase operation with the rising edge of its Write-Enable pulse.

The 28F010 applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are erased.

The erase-verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the array until a byte does not return FFH data, or the last address is accessed.

In the case where the data read is not FFH, another erase operation is performed. (Refer to Set-up Erase/Erase). Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the verify operation is terminated by writing a valid command (e.g. Program Set-up) to the command register. Figure 5, the Quick-Erase algorithm, illustrates how commands and bus operations are combined to perform electrical erasure of the 28F010. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

## Set-up Program/Program Commands

Set-up program is a command-only operation that stages the device for byte programming. Writing 40H into the command register performs the set-up operation.

Once the program set-up operation is performed, the next Write-Enable pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the Write-Enable pulse. Data is internally latched on the rising edge of the Write-Enable pulse. The rising edge of Write-Enable also begins the programming operation. The programming operation terminates with the next rising edge of Write-Enable, used to write the program-verify command. Refer to A.C. Program



ming Characteristics and Waveforms for specific timing parameters.

### Program-Verify Command

The 28F010 is programmed on a byte-by-byte basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified.

The program-verify operation is initiated by writing C0H into the command register. The register write terminates the programming operation with the rising edge of its Write-Enable pulse. The program-verify operation stages the device for verification of the byte last programmed. No new address information is latched.

The 28F010 applies an internally-generated margin voltage to the byte. A microprocessor read cycle outputs the data. A successful comparison between the programmed byte and true data means that the byte is successfully programmed. Programming then proceeds to the next desired byte location. Figure 4, the 28F010 Quick-Pulse Programming algorithm, illustrates how commands are combined with bus operations to perform byte programming. Refer to A.C. Programming Characteristics and Waveforms for specific timing parameters.

### Reset Command

A reset command is provided as a means to safely abort the erase- or program-command sequences. Following either set-up command (erase or program) with two consecutive writes of FFH will safely abort the operation. Memory contents will not be altered. A valid command must then be written to place the device in the desired state.

### EXTENDED ERASE/PROGRAM CYCLING

EEPROM cycling failures have always concerned users. The high electrical field required by thin oxide EEPROMs for tunneling can literally tear apart the oxide at defect regions. To combat this, some suppliers have implemented redundancy schemes, reducing cycling failures to insignificant levels. However, redundancy requires that cell size be doubled—an expensive solution.

Intel has designed extended cycling capability into its ETOX-II flash memory technology. Resulting improvements in cycling reliability come without increasing memory cell size or complexity. First, an advanced tunnel oxide increases the charge carrying ability ten-fold. Second, the oxide area per cell subjected to the tunneling electric field is one-tenth that of common EEPROMs, minimizing the probability

of oxide defects in the region. Finally, the peak electric field during erasure is approximately 2 MV/cm lower than EEPROM. The lower electric field greatly reduces oxide stress and the probability of failure—increasing time to wearout by a factor of 100,000,000.

The device is programmed and erased using Intel's Quick-Pulse Programming and Quick-Erase algorithms. Intel's algorithmic approach uses a series of operations (pulses), along with byte verification, to completely and reliably erase and program the device.

### QUICK-PULSE PROGRAMMING ALGORITHM

The Quick-Pulse Programming algorithm uses programming operations of 10  $\mu$ s duration. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm allows for up to 25 programming operations per byte, although most bytes verify on the first or second operation. The entire sequence of programming and byte verification is performed with  $V_{PP}$  at high voltage. Figure 4 illustrates the Quick-Pulse Programming algorithm.

### QUICK-ERASE ALGORITHM


Intel's Quick-Erase algorithm yields fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the Quick-Pulse Programming algorithm, to simultaneously remove charge from all bits in the array.

Erase begins with a read of memory contents. The 28F010 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by device programming.

For devices being erased and reprogrammed, uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accomplished, using the Quick-Pulse Programming algorithm, in approximately two seconds.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. With each erase operation, an increasing number of bytes verify to the erased state. Erase efficiency may be improved by storing the address of the last byte verified in a register. Following the next erase operation, verification starts at that stored address location. Erasure typically occurs in one second. Figure 5 illustrates the Quick-Erase algorithm.





Bus Operation	Command	Comments
Standby		Wait for $V_{pp}$ Ramp to $V_{ppH}(1)$
		Initialize Pulse-Count
Write	Set-up Program	Data = 40H
Write	Program	Valid Address/Data
Standby		Duration of Program Operation ( $t_{WHWH1}$ )
Write	Program <sup>(3)</sup> Verify	Data = C0H; Stops Program Operation <sup>(2)</sup>
Standby		$t_{WHGL}$
Read		Read Byte to Verify Programming
Standby		Compare Data Output to Data Expected
Write	Read	Data = 00H, Resets the Register for Read Operations
Standby		Wait for $V_{pp}$ Ramp to $V_{pPL}(1)$

Figure 4. 28F010 Quick-Pulse Programming Algorithm




Figure 5. A28F010 Quick-Erase Algorithm

## DESIGN CONSIDERATIONS

### Two-Line Output Control

Flash-memories are often used in larger memory arrays. Intel provides two read-control inputs to accommodate multiple memory connections. Two-line control provides for:

- a. the lowest possible memory power dissipation and,
- b. complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address-decoder output should drive chip-enable, while the system's read signal controls all flash-memories and other parallel memories. This assures that only enabled memory devices have active outputs, while deselected devices maintain the low power standby condition.

### Power Supply Decoupling

Flash memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current ( $I_{CC}$ ) issues—standby, active, and transient current peaks produced by falling and rising edges of chip-enable. The capacitive and inductive loads on the device outputs determine the magnitudes of these peaks.

Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1  $\mu\text{F}$  ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$ , and between  $V_{PP}$  and  $V_{SS}$ .

Place the high-frequency, low-inherent-inductance capacitors as close as possible to the devices. Also, for every eight devices, a 4.7  $\mu\text{F}$  electrolytic capacitor should be placed at the array's power supply connection, between  $V_{CC}$  and  $V_{SS}$ . The bulk capacitor will overcome voltage slumps caused by printed-circuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

### $V_{PP}$ Trace on Printed Circuit Boards

Programming flash-memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the  $V_{PP}$  power supply trace. The  $V_{PP}$  pin supplies the memory cell current for programming. Use similar trace widths and layout considerations given the  $V_{CC}$  power bus. Adequate  $V_{PP}$  supply traces and decoupling will decrease  $V_{PP}$  voltage spikes and overshoots.

## Power Up/Down Protection

The 28F010 is designed to offer protection against accidental erasure or programming, caused by spurious system-level signals that may exist during power transitions. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of the two-step command sequences. Power supply sequencing is not required. Internal circuitry of the 28F010 ensures that the command register architecture is reset to the read mode on power up.

A system designer must guard against active writes for  $V_{CC}$  voltages above the  $V_{LKO}$  when  $V_{PP}$  is active. Since both  $WE\#$  and  $CE\#$  must be low for a command write, driving either to  $V_{IH}$  will prohibit writes. The control register architecture provides an added level of protection since alteration of memory contents only occurs after successful completion of the two-step command sequences.

### 28F010 Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash nonvolatility increases the usable battery life of your system because the 28F010 does not consume any power to retain code or data when the system is off. Table 4 illustrates the power dissipated when updating the 28F010.

Table 4. 28F010 Typical Update Power Dissipation<sup>(4)</sup>

Operation	Power Dissipation (Watt-Seconds)	Notes
Array Program/ Program Verify	0.171	1
Array Erase/ Erase Verify	0.136	2
One Complete Cycle	0.478	3

#### NOTES:

1. Formula to calculate typical Program/Program Verify Power =  $[V_{PP} \times \# \text{ Bytes} \times \text{typical } \# \text{ Prog Pulses} (t_{WHWH1} \times I_{PP2} \text{ typical} + t_{WHGL} \times I_{PP4} \text{ typical})] + [V_{CC} \times \# \text{ Bytes} \times \text{typical } \# \text{ Prog Pulses} (t_{WHWH1} \times I_{CC2} \text{ typical} + t_{WHGL} \times I_{CC4} \text{ typical})]$ .
2. Formula to calculate typical Erase/Erase Verify Power =  $[V_{PP} (V_{PP3} \text{ typical} \times t_{ERASE} \text{ typical} + I_{PP5} \text{ typical} \times t_{WHGL} \times \# \text{ Bytes})] + [V_{CC} (I_{CC3} \text{ typical} \times t_{ERASE} \text{ typical} + I_{CC5} \text{ typical} \times t_{WHGL} \times \# \text{ Bytes})]$ .
3. One Complete Cycle = Array Preprogram + Array Erase + Program.
4. "Typicals" are not guaranteed, but based on a limited number of samples from production lots.

**ABSOLUTE MAXIMUM RATINGS\***

Operating Temperature	
During Read	−40°C to +125°C(1)
During Erase/Program	−40°C to +125°C
Temperature Under Bias	−40°C to +125°C
Storage Temperature	−65°C to +150°C
Voltage on Any Pin with Respect to Ground	−2.0V to +7.0V(2)
Voltage on Pin A <sub>9</sub> with Respect to Ground	−2.0V to +13.5V(2, 3)
V <sub>PP</sub> Supply Voltage with Respect to Ground	
During Erase/Program	−2.0V to +14.0V(2, 3)

**NOTES:**

1. Operating temperature is for automotive product defined by this specification.
2. Minimum DC input voltage is −0.5V. During transitions, inputs may undershoot to −2.0V for periods less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods less than 20 ns.
3. Maximum DC voltage on A<sub>9</sub> or V<sub>PP</sub> may overshoot to +14.0V for periods less than 20 ns.
4. Output shorted for no more than one second. No more than one output shorted at a time.

V <sub>CC</sub> Supply Voltage with Respect to Ground	−2.0V to +7.0V(2)
Output Short Circuit Current	100 mA(4)
Maximum Junction Temperature (T <sub>J</sub> )	+140°C

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

**\*WARNING:** Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

**OPERATING CONDITIONS**

Symbol	Parameter	Limits		Unit	Comments
		Min	Max		
T <sub>A</sub>	Operating Temperature	−40	+125	°C	For Read-Only and Read/Write Operations
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	4.50	5.50	V	

**DC CHARACTERISTICS—TTL/NMOS COMPATIBLE**

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>LI</sub>	Input Leakage Current	1			±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current	1			±10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1			1.0	mA	V <sub>CC</sub> = V <sub>CC</sub> Max CE# = V <sub>IH</sub>
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1		10	30	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE# = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	30	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	30	mA	Erase in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Program Verify Current	1, 2		5.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		5.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			±10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or Standby Current	1		90	200	μA	V <sub>PP</sub> > V <sub>CC</sub>
					±10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>



## DC CHARACTERISTICS—TTL/NMOS COMPATIBLE (Continued)

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>PP2</sub>	V <sub>PP</sub> Programming Current	1, 2		8.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub>	V <sub>PP</sub> Erase Current	1, 2		4.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in Progress
I <sub>PP4</sub>	V <sub>PP</sub> Program Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Erase Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
V <sub>IL</sub>	Input Low Voltage		−0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	I <sub>OL</sub> = 2.1 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH1</sub>	Output High Voltage		2.4			V	I <sub>OH</sub> = −2.5 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		11.50		13.00	V	A <sub>9</sub> = V <sub>ID</sub>
I <sub>ID</sub>	V <sub>CC</sub> ID Current	1		10	30	mA	A <sub>9</sub> = V <sub>ID</sub>
	V <sub>PP</sub> ID CURRENT			90	500	μA	
V <sub>PPL</sub>	V <sub>PP</sub> during Read-Only Operations		0.00		6.5	V	<b>NOTE:</b> Erase/Program are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations		11.40		12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

## DC CHARACTERISTICS—CMOS COMPATIBLE

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>LI</sub>	Input Leakage Current	1			±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current	1			±10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1		50	100	μA	V <sub>CC</sub> = V <sub>CC</sub> Max CE# = V <sub>CC</sub> ± 0.2V
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1		10	30	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	30	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	30	mA	Erasure in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			±10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or Standby Current	1		90	200	μA	V <sub>PP</sub> > V <sub>CC</sub>
					±10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>

## DC CHARACTERISTICS—CMOS COMPATIBLE (Continued)

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>PP2</sub>	V <sub>PP</sub> Programming Current	1, 2		8.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub>	V <sub>PP</sub> Erase Current	1, 2		4.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase in Progress
I <sub>PP4</sub>	V <sub>PP</sub> Program Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Erase Verify Current	1, 2		5.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
V <sub>IL</sub>	Input Low Voltage	-0.5			0.8	V	
V <sub>IH</sub>	Input High Voltage	0.7 V <sub>CC</sub>			V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	I <sub>OL</sub> = 2.1 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH1</sub>	Output High Voltage	0.85 V <sub>CC</sub>				V	I <sub>OH</sub> = -2.5 mA, V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH2</sub>		V <sub>CC</sub> - 0.4					I <sub>OH</sub> = -100 $\mu$ A, V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		11.50		13.00	V	
I <sub>ID</sub>	V <sub>CC</sub> ID Current	1		10	30	mA	A <sub>9</sub> = ID
I <sub>ID</sub>	V <sub>PP</sub> ID Current	1		90	500	$\mu$ A	A <sub>9</sub> = ID
V <sub>PP1</sub>	V <sub>PP</sub> during Read-Only Operations	0.00			6.5	V	<b>NOTE:</b> Erase/Programs are Inhibited when V <sub>PP</sub> = V <sub>PP1</sub>
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations	11.40			12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage	2.5				V	


CAPACITANCE<sup>(3)</sup> T<sub>A</sub> = 25°C, f = 1.0 MHz

Symbol	Parameter	Limits		Unit	Conditions
		Min	Max		
C <sub>IN</sub>	Address/Control Capacitance		8	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	Output Capacitance		12	pF	V <sub>OUT</sub> = 0V


## NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 5.0V, V<sub>PP</sub> = 12.0V, T = 25°C.
2. Not 100% tested: characterization data available.
3. Sampled, not 100% tested.
4. "Typicals" are not guaranteed, but are based on a limited number of samples from production lots.

### AC TESTING INPUT/OUTPUT WAVEFORM



### AC TESTING LOAD CIRCUIT



### AC TEST CONDITIONS

Input Rise and Fall Times (10% to 90%) ..... 10 ns  
 Input Pulse Levels ..... 0.45V and 2.4V  
 Input Timing Reference Level ..... 0.8V and 2.0V  
 Output Timing Reference Level ..... 0.8V and 2.0V

### AC CHARACTERISTICS—Read-Only Operations(2)

Versions		Notes	28F010-150		Unit
Symbol	Characteristic		Min	Max	
$t_{AVAV}/t_{RC}$	Read Cycle Time	3	150		ns
$t_{ELQV}/t_{CE}$	Chip Enable Access Time			150	ns
$t_{AVQV}/t_{ACC}$	Address Access Time			150	ns
$t_{GLQV}/t_{OE}$	Output Enable Access Time			55	ns
$t_{ELQX}/t_{LZ}$	Chip Enable to Output in Low Z	3	0		ns
$t_{EHQZ}$	Chip Disable to Output in High Z	3		55	ns
$t_{GLQX}/t_{OLZ}$	Output Enable to Output in Low Z	3	0		ns
$t_{GHQZ}/t_{DF}$	Output Disable to Output in High Z	4		35	ns
$t_{OH}$	Output Hold from Address, CE #, or OE # Change	1, 3	0		ns
$t_{WHGL}$	Write Recovery Time before Read		6		$\mu$ s

#### NOTES:

1. Whichever occurs first.
2. Rise/Fall Time  $\leq 10$  ns.
3. Not 100% tested: characterization data available.
4. Guaranteed by design.




Figure 6. AC Waveforms for Read Operations



# AC CHARACTERISTICS—Write/Erase/Program Operations(1, 3)

Versions		Notes	28F010-150		Unit
Symbol	Characteristic		Min	Max	
t <sub>AVAV</sub> /t <sub>WC</sub>	Write Cycle Time		150		ns
t <sub>AVWL</sub> /t <sub>AS</sub>	Address Set-Up Time		0		ns
t <sub>WLAX</sub> /t <sub>AH</sub>	Address Hold Time	2	60		ns
t <sub>DVWH</sub> /t <sub>DS</sub>	Data Set-up Time		50		ns
t <sub>WHDX</sub> /t <sub>DH</sub>	Data Hold Time		10		ns
t <sub>WHGL</sub>	Write Recovery Time before Read		6		μs
t <sub>GHWL</sub>	Read Recovery Time before Write		0		μs
t <sub>ELWL</sub> /t <sub>CS</sub>	Chip Enable Set-Up Time before Write	2	20		ns
t <sub>WHEH</sub> /t <sub>CH</sub>	Chip Enable Hold Time		0		ns
t <sub>WLWH</sub> /t <sub>WP</sub>	Write Pulse Width(2)	2	80		ns
t <sub>ELEH</sub>	Alternative Write(2) Pulse Width	2	80		ns
t <sub>WHWL</sub> /t <sub>WPH</sub>	Write Pulse Width High		20		ns
t <sub>WHWH1</sub>	Duration of Programming Operation	4	10		μs
t <sub>WHWH2</sub>	Duration of Erase Operation	4	9.5		ms
t <sub>VPEL</sub>	V <sub>PP</sub> Set-Up Time to Chip Enable Low		1.0		ms

## NOTES:


1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only Operations.
2. Chip-Enable Controlled Writes: Write operations are driven by the valid combination of Chip-Enable and Write-Enable. In systems where Chip-Enable defines the write pulse width (within a longer Write-Enable timing waveform) all set-up, hold, and inactive Write-Enable times should be measured relative to the Chip-Enable waveform.
3. Rise/Fall time ≤ 10 ns.
4. The internal stop timer terminates the programming/erase operations, thereby eliminating the need for a maximum specification.

## ERASE AND PROGRAMMING PERFORMANCE


Parameter	Notes	Limits			Unit	Comments
		Min	Typ	Max		
Chip Erase Time	1, 3, 4, 6		1	60	Sec	Excludes 00H Programming Prior to Erasure
Chip Program Time	1, 2, 4		2	12.5	Sec	Excludes System-Level Overhead
Erase/Program Cycles	1, 5	1,000	100,000		Cycles	

## NOTES:

1. "Typicals" are not guaranteed, but based on a limited number of samples taken from production lots. Data taken at T = 25°C, V<sub>PP</sub> = 12.0V, V<sub>CC</sub> = 5.0V.
2. Minimum byte programming time excluding system overhead is 16 μsec (10 μsec program + 6 μsec write recovery), while maximum is 400 μsec/byte (16 μsec x 25 loops allowed by algorithm). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case byte.
3. Excludes 00H programming prior to erasure.
4. Excludes system-level overhead.
5. Refer to RR-60 "ETOX Flash Memory Reliability Data Summary" for typical cycling data and failure rate calculations.
6. Maximum erase specification is determined by algorithmic limit and accounts for cumulative effect of erasure at T = -40°C, 1,000 cycles, V<sub>PP</sub> = 11.4V, V<sub>CC</sub> = 4.5V.



**Figure 7. 28F010 Typical Programming Capability**  
 See Note 1, Page 8-85.




**Figure 8. 28F010 Typical Program Time at 12V**


Parameter	Notes	Limits			Unit	Comments
		Min	Typ	Max		
Chip Erase Time	1, 3, 4, 6		1	60	Sec	Excludes 00H Programming Prior to Erasure
Chip Program Time	1, 2, 4		2	12.5	Sec	Excludes System-Level Overhead
Erase/Program Cycles	1, 5	1,000	100,000		Cycles	

**NOTES:**

1. "Typical" is not guaranteed, but based on a limited number of samples taken from production lots. Data taken at T = 25°C, V<sub>PP</sub> = 12.0V, V<sub>CC</sub> = 5.0V.
2. Minimum data programming time excluding system overhead is 10 μsec (10 μsec program + 0 μsec write recovery) while maximum is 400 μsec/cycle (16 μsec × 25 cycles allowed by algorithm). Max chip programming time is specified for worst case from the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case byte.
3. Excludes 00H programming prior to erasure.
4. Excludes system-level overhead.
5. Refer to FR-82, "ETOX Flash Memory Reliability Data Summary" for typical cycling data and failure rate calculations.
6. Maximum stress specification is determined by algorithm limit and accounts for cumulative effect of erasure at T = -40°C, 100 cycles, V<sub>PP</sub> = 11.4V, V<sub>CC</sub> = 4.5V.




**Figure 9. 28F010 Typical Erase Capability**  
See Note 1, Page 8-85.



**Figure 10. 28F010 Typical Erase Time at 12V**

Figure 11. AC Waveforms for Programming Operations



290266-14







Figure 12. AC Waveforms for Erase Operations

## Ordering Information



Valid Combinations:

AP28F010-150

AN28F010-150

## ADDITIONAL INFORMATION

Order Number

ER-20, "ETOX™ II Flash Memory Technology"

294005

ER-24, "The Intel 28F010 Flash Memory"

294008

RR-60, "ETOX™ Flash Memory Reliability Data Summary"

293002

AP-316, "Using Flash Memory for In-System Reprogrammable Nonvolatile Storage"

292046

AP-325, "Guide to Flash Memory Reprogramming"

292059

## REVISION HISTORY

Number	Description
003	Changed Erase/Program Cycles to 1,000 minimum

## A28F512

### 512K (64K x 8) CMOS FLASH MEMORY

(Automotive)

- Extended Automotive Temperature Range:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
  - Flash Electrical Chip-Erase
    - 1 Second Typical Chip-Erase
  - Quick-Pulse Programming Algorithm
    - 10  $\mu\text{s}$  Typical Byte-Program
    - 1 Second Chip-Program
  - 1,000 Erase/Program Cycle Minimum Over Automotive Temperature Range
  - 12.0V  $\pm 5\%$  V<sub>pp</sub>
  - High-Performance Read
    - 120/150 ns Maximum Access Time
  - CMOS Low Power Consumption
    - 30 mA Maximum Active Current
    - 100  $\mu\text{A}$  Maximum Standby Current
  - Integrated Program/Erase Stop Timer
  - Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface
  - Noise Immunity Features
    - $\pm 10\%$  V<sub>CC</sub> Tolerance
    - Maximum Latch-Up Immunity through EPI Processing
  - ETOX™ II Flash Nonvolatile Memory Technology
    - EPROM-Compatible Process Base
    - High-Volume Manufacturing Experience
  - JEDEC-Standard Pinouts
    - 32-Pin Plastic DIP
    - 32-Pin PLCC
- (See Packaging Spec., Order #231369)

Intel's 28F512 CMOS flash memory offers the most cost-effective and reliable alternative for read/write random access nonvolatile memory. The 28F512 adds electrical chip-erase and reprogramming to familiar EPROM technology. Memory contents can be rewritten: in a test socket; in a PROM-programmer socket; on-board during subassembly test; in-system during final test; and in-system after-sale. The 28F512 increases memory flexibility, while contributing to time- and cost-savings.

The 28F512 is a 512-kilobit nonvolatile memory organized as 65,536 bytes of 8 bits. Intel's 28F512 is offered in 32-pin cerdip or 32-lead PLCC packages. Pin assignments conform to JEDEC standards.

Extended erase and program cycling capability is designed into Intel's ETOX™ II (EPROM Tunnel Oxide) process technology. Advanced oxide processing, an optimized tunneling structure, and lower electric field combine to extend reliable cycling beyond that of traditional EEPROMs. With the 12.0V V<sub>pp</sub> supply, the 28F512 performs a minimum of 1,000 erase and program cycles well within the time limits of the Quick-Pulse Programming and Quick-Erase algorithms.

Intel's 28F512 employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 150 nanosecond access time provides no-WAIT-state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 100  $\mu\text{A}$  translates into power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins, from  $-1\text{V}$  to V<sub>CC</sub> + 1V.

With Intel's ETOX II process base, the 28F512 leverages years of EPROM experience to yield the highest levels of quality, reliability, and cost-effectiveness.

In order to meet the rigorous environmental requirements of Automotive applications, Intel offers the 28F512 in extended Automotive temperature range. Read and Write Characteristics are guaranteed over the range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  ambient.




Figure 1. 28F512 Block Diagram

## AUTOMOTIVE TEMPERATURE FLASH MEMORIES

The Intel Automotive Flash Memories have received additional processing to enhance product characteristics. The automotive temperature range is  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  during the read/write/erase/program operations.

Speed Versions	Packaging Options	
	Plastic DIP	PLCC
-120	AP	AN
-150	AP	AN






Figure 2. 28F512 Pin Configurations

Table 1. Pin Description

Symbol	Type	Name and Function
A <sub>0</sub> –A <sub>15</sub>	INPUT	<b>ADDRESS INPUTS</b> for memory addresses. Addresses are internally latched during a write cycle.
DQ <sub>0</sub> –DQ <sub>7</sub>	INPUT/OUTPUT	<b>DATA INPUT/OUTPUT:</b> Inputs data during memory write cycles; outputs data during memory read cycles. The data pins are active high and float to tri-state OFF when the chip is deselected or the outputs are disabled. Data is internally latched during a write cycle.
CE #	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. CE # is active low; CE # high deselects the memory device and reduces power consumption to standby levels.
OE #	INPUT	<b>OUTPUT ENABLE:</b> Gates the devices output through the data buffers during a read cycle. OE # is active low.
WE #	INPUT	<b>WRITE ENABLE:</b> Controls writes to the control register and the array. Write enable is active low. Addresses are latched on the falling edge and data is latched on the rising edge of the WE # pulse. <b>Note:</b> With V <sub>PP</sub> ≤ 6.5V, memory contents cannot be altered.
V <sub>PP</sub>		<b>ERASE/PROGRAM POWER SUPPLY</b> for writing the command register, erasing the entire array, or programming bytes in the array.
V <sub>CC</sub>		<b>DEVICE POWER SUPPLY</b> (5V ± 10%)
V <sub>SS</sub>		<b>GROUND</b>
NC		<b>NO INTERNAL CONNECTION</b> to device. Pin may be driven or left floating.

## APPLICATIONS

The 28F512 flash-memory adds electrical chip-erase and reprogrammability to EPROM non-volatility and ease of use. The 28F512 is ideal for storing code or data-tables in applications where periodic updates are required. The 28F512 also serves as a dense, nonvolatile data acquisition and storage medium.

The need for code updates pervades all phases of a system's life—from prototyping to system manufacture to after-sale service. In the factory, during prototyping, revisions to control code necessitate ultraviolet erasure and reprogramming of EPROM-based prototype codes. The 28F512 replaces the 15- to 20-minute ultraviolet erasure with one-second electrical erasure. Electrical chip-erase and reprogramming occur in the same workstation or PROM-programmer socket.

Diagnostics, performed at subassembly or final assembly stages, often require the socketing of EPROMs. Socketed test codes are ultimately replaced with EPROMs containing the final program. With electrical chip-erase and reprogramming, the 28F512 is soldered to the circuit board. Test codes are programmed into the 28F512 as it resides on the circuit board. Ultimately, the final code can be downloaded to the device. The 28F512's in-circuit alterability eliminates unnecessary handling and less-reliable socketed connections, while adding greater test flexibility.

Material and labor costs associated with code changes increase at higher levels of system integration—the most costly being code updates after sale.

Code "bugs", or the desire to augment system functionality, prompt after-sale code updates. Field revisions to EPROM-based code require the removal of EPROM components or entire boards.

Designing with the in-circuit alterable 28F512 eliminates socketed memories, reduces overall material costs, and drastically cuts the labor costs associated with code updates. With the 28F512, code updates are implemented locally via an edge-conductor, or remotely over a serial communication link.

The 28F512's electrical chip-erase, byte reprogrammability, and complete nonvolatility fit well with data accumulation needs. Electrical chip-erase gives the designer a "blank-slate" in which to log data. Data can be periodically off-loaded for analysis—erasing the slate and repeating the cycle. Or, multiple devices can maintain a "rolling window" of accumulated data.

With high density, nonvolatility, and extended cycling capability, the 28F512 offers an innovative alternative for mass storage.

Integrating main memory and backup storage functions into directly executable flash memory boosts system performance, shrinks system size, and cuts power consumption. Reliability exceeds that of electromechanical media, with greater durability in extreme environmental conditions.

A high degree of on-chip feature integration simplifies memory-to-processor interfacing. Figure 3 depicts two 28F512s tied to the 80C186 system bus. The 28F512's architecture minimizes interface circuitry needed for complete in-circuit updates of memory contents.

IO	NO INTERNAL CONNECTION to device. Pin may be driven or left floating.
V <sub>ss</sub>	GROUND
V <sub>CC</sub>	DEVICE POWER SUPPLY (V <sub>CC</sub> = 10V)
V <sub>PP</sub>	ERASE/PROGRAM POWER SUPPLY for writing the command register, erasing the entire array, or programming bytes in the array. Note: With V <sub>PP</sub> ≤ 8.5V, memory contents cannot be altered.
WE	WRITE ENABLE: Controls writes to the control register and the array. Write enable is active low. Addresses are latched on the falling edge and data is latched on the rising edge of the WE <sub>0</sub> pulse.
OE	OUTPUT ENABLE: Gates the device output through the data buffers during a read cycle. OE <sub>0</sub> is active low.
CE	Chip Enable: Activates the device's control logic and buffers. CE <sub>0</sub> is active low. CE <sub>1</sub> is active low. CE <sub>2</sub> is active low.




Figure 3. 28F512 in an 80C186 System

With cost-effective in-system reprogramming and extended cycling capability, the 28F512 fills the functionality gap between traditional EPROMs and EEPROMs. EPROM-compatible specifications, straightforward interfacing, and in-circuit alterability allows designers to easily augment memory flexibility and satisfy the need for updatable nonvolatile storage in today's designs.

## PRINCIPLES OF OPERATION

Flash-memory augments EPROM functionality with in-circuit electrical erasure and reprogramming. The 28F512 introduces a command register to manage this new functionality. The command register allows for: 100% TTL-level control inputs; fixed power supplies during erasure and programming; and maximum EPROM compatibility.

In the absence of high voltage on the Vpp pin, the 28F512 is a read-only memory. Manipulation of the external memory-control pins yields the standard EPROM read, standby, output disable, and Intelligent Identifier operations.

The same EPROM read, standby, and output disable operations are available when high voltage is applied to the Vpp pin. In addition, high voltage on Vpp enables erasure and programming of the device. All functions associated with altering memory contents—Intelligent Identifier, erase, erase verify, program, and program verify—are accessed via the command register.

Commands are written to the register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for programming or erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the Intelligent Identifier codes, or output data for erase and program verification.

## Integrated Program/Erase Stop Timer

Successive command write cycles define the durations of program and erase operations; specifically, the program or erase time durations are normally terminated by associated program or erase verify commands. An integrated stop timer provides simplified timing control over these operations; thus eliminating the need for maximum program/erase timing specifications. Program and erase pulse durations are minimums only. When the stop timer terminates a program or erase operation, the device enters an inactive state and remains inactive until receiving the appropriate verify or reset command.

## Write Protection

The command register is only alterable when Vpp is at high voltage. Depending upon the application, the system designer may choose to make the Vpp power supply switchable—available only when memory updates are desired. When high voltage is removed,

Table 2. 28F512 Bus Operations

		Pins	V <sub>PP</sub> (1)	A <sub>0</sub>	A <sub>9</sub>	CE #	OE #	WE #	DQ <sub>0</sub> –DQ <sub>7</sub>
Operation									
READ-ONLY	Read		V <sub>PPL</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out
	Output Disable		V <sub>PPL</sub>	X	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Tri-State
	Standby		V <sub>PPL</sub>	X	X	V <sub>IH</sub>	X	X	Tri-State
	Intelligent Identifier (Mfr) <sup>(2)</sup>		V <sub>PPL</sub>	V <sub>IL</sub>	V <sub>ID</sub> <sup>(3)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data = 89H
	Intelligent Identifier (Device) <sup>(2)</sup>		V <sub>PPL</sub>	V <sub>IH</sub>	V <sub>ID</sub> <sup>(3)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data = B8H
READ/WRITE	Read		V <sub>PPH</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out <sup>(4)</sup>
	Output Disable		V <sub>PPH</sub>	X	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Tri-State
	Standby <sup>(5)</sup>		V <sub>PPH</sub>	X	X	V <sub>IH</sub>	X	X	Tri-State
	Write		V <sub>PPH</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data In <sup>(6)</sup>

**NOTES:**

1. V<sub>PPL</sub> may be ground, a no-connect with a resistor tied to ground, or ≤ 6.5V. V<sub>PPH</sub> is the programming voltage specified for the device. Refer to D.C. Characteristics. When V<sub>PP</sub> = V<sub>PPL</sub> memory contents can be read but not written or erased.
2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 3. All other addresses low.
3. V<sub>ID</sub> is the Intelligent Identifier high voltage. Refer to DC Characteristics.
4. Read operations with V<sub>PP</sub> = V<sub>PPH</sub> may access array data or the Intelligent Identifier codes.
5. With V<sub>PP</sub> at high voltage, the standby current equals I<sub>CC</sub> + I<sub>PP</sub> (standby).
6. Refer to Table 3 for valid Data-In during a write operation.
7. X can be V<sub>IL</sub> or V<sub>IH</sub>.

the contents of the register default to the read command, making the 28F512 a read-only memory. Memory contents cannot be altered.

Or, the system designer may choose to "hardwire" V<sub>PP</sub>, making the high voltage supply constantly available. In this instance, all operations are performed in conjunction with the command register. The 28F512 is designed to accommodate either design practice, and to encourage optimization of the processor-memory interface.

The two-step program/erase write sequence to the Command Register provides additional software write protection.

**BUS OPERATIONS****Read**

The 28F512 has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Enable (CE#) is the power control and should be used for device selection. Output-Enable (OE#) is the output control and should be used to gate data from the output pins, independent of device selection. Figure 6 illustrates read timing waveforms.

When V<sub>PP</sub> is low (V<sub>PPL</sub>), the read only operation is active. This permits reading the data in the array and outputting the Intelligent Identifier codes (see Table 2). When V<sub>PP</sub> is high (V<sub>PPH</sub>), the default condition of the device is the read only mode. This allows reading the data in the array. Further functionality is achieved though the Command Register as shown in Table 3.

**Output Disable**

With Output-Enable at a logic-high level (V<sub>IH</sub>), output from the device is disabled. Output pins are placed in a high-impedance state.

**Standby**

With Chip-Enable at a logic-high level, the standby operation disables most of the 28F512's circuitry and substantially reduces device power consumption. The outputs are placed in a high-impedance state, independent of the Output-Enable signal. If the 28F512 is deselected during erasure, programming, or program/erase verification, the device draws active current until the operation is terminated.

**Intelligent Identifier Operation**

The Intelligent Identifier operation outputs the manufacturer code (89H) and device code (B8H). Pro-



gramming equipment automatically matches the device with its proper erase and programming algorithms.

With Chip-Enable and Output-Enable at a logic low level, raising A9 to high voltage  $V_{DD}$  (see DC Characteristics) activates the operation. Data read from locations 0000H and 0001H represent the manufacturer's code and the device code, respectively.

The manufacturer- and device-codes can also be read via the command register, for instances where the 28F512 is erased and reprogrammed in the target system. Following a write of 90H to the command register, a read from address location 0000H outputs the manufacturer code (89H). A read from address 0001H outputs the device code (B8H).

## Write

Device erasure and programming are accomplished via the command register, when high voltage is applied to the  $V_{pp}$  pin. The contents of the register serve as input to the internal state-machine. The state-machine outputs dictate the function of the device.

The command register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command.

The command register is written by bringing Write-Enable to a logic-low level ( $V_{IL}$ ), while Chip-Enable is low. Addresses are latched on the falling edge of Write-Enable, while data is latched on the rising edge of the Write-Enable pulse. Standard microprocessor write timings are used.

Refer to A.C. Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

## COMMAND DEFINITIONS

When low voltage is applied to the  $V_{pp}$  pin, the contents of the command register default to 00H, enabling read-only operations.

Placing high voltage on the  $V_{pp}$  pin enables read/write operations. Device operations are selected by writing specific data patterns into the command register. Table 3 defines these 28F512 register commands.

Table 3. Command Definitions

Command	Bus Cycles Req'd	First Bus Cycle			Second Bus Cycle		
		Operation(1)	Address(2)	Data(3)	Operation(1)	Address(2)	Data(3)
Read Memory	1	Write	X	00H			
Read Intelligent Identifier Code(4)	2	Write	X	90H	Read	IA	ID
Set-up Erase/Erase(5)	2	Write	X	20H	Write	X	20H
Erase Verify(5)	2	Write	EA	A0H	Read	X	EVD
Set-up Program/Program(6)	2	Write	X	40H	Write	PA	PD
Program Verify(6)	2	Write	X	C0H	Read	X	PVD
Reset(7)	2	Write	X	FFH	Write	X	FFH

## NOTES:

- Bus operations are defined in Table 2.
- IA = Identifier address: 00H for manufacturer code, 01H for device code.  
EA = Address of memory location to be read during erase verify.  
PA = Address of memory location to be programmed.  
Addresses are latched on the falling edge of the Write-Enable pulse.
- ID = Data read from location IA during device identification (Mfr = 89H, Device = B8H).  
EVD = Data read from location EA during erase verify.  
PD = Data to be programmed at location PA. Data is latched on the rising edge of Write-Enable.  
PVD = Data read from location PA during program verify. PA is latched on the Program command.
- Following the Read Intelligent ID command, two read operations access manufacturer and device codes.
- Figure 5 illustrates the Quick-Erase algorithm.
- Figure 4 illustrates the Quick-Pulse Programming algorithm.
- The second bus cycle must be followed by the desired command register write.

### Read Command

While  $V_{PP}$  is high, for erasure and programming, memory contents can be accessed via the read command. The read operation is initiated by writing 00H into the command register. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command register contents are altered.

The default contents of the register upon  $V_{PP}$  power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the  $V_{PP}$  power transition. Where the  $V_{PP}$  supply is hard-wired to the 28F512, the device powers-up and remains enabled for reads until the command-register contents are changed. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters.

### Intelligent Identifier Command

Flash-memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer- and device-codes must be accessible while the device resides in the target system. PROM programmers typically access signature codes by raising  $A_9$  to a high voltage. However, multiplexing high voltage onto address lines is not a desired system-design practice.

The 28F512 contains an Intelligent Identifier operation to supplement traditional PROM-programming methodology. The operation is initiated by writing 90H into the command register. Following the command write, a read cycle from address 0000H retrieves the manufacturer code of 89H. A read cycle from address 0001H returns the device code of B8H. To terminate the operation, it is necessary to write another valid command into the register.

### Set-up Erase/Erase Commands

Set-up Erase is a command-only operation that stages the device for electrical erasure of all bytes in the array. The set-up erase operation is performed by writing 20H to the command register.

To commence chip-erasure, the erase command (20H) must again be written to the register. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command).

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, chip-erasure can only occur when

high voltage is applied to the  $V_{PP}$  pin. In the absence of this high voltage, memory contents are protected against erasure. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

### Erase-Verify Command

The erase command erases all bytes of the array in parallel. After each erase operation, all bytes must be verified. The erase verify operation is initiated by writing A0H into the command register. The address for the byte to be verified must be supplied as it is latched on the falling edge of the Write-Enable pulse. The register write terminates the erase operation with the rising edge of its Write-Enable pulse.

The 28F512 applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are erased.

The erase-verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the array until a byte does not return FFH data, or the last address is accessed.

In the case where the data read is not FFH, another erase operation is performed. (Refer to Set-up Erase/Erase). Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the verify operation is terminated by writing a valid command (e.g. Program Set-up) to the command register. Figure 5, the Quick-Erase algorithm, illustrates how commands and bus operations are combined to perform electrical erasure of the 28F512. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

### Set-up Program/Program Commands

Set-up program is a command-only operation that stages the device for byte programming. Writing 40H into the command register performs the set-up operation.

Once the program set-up operation is performed, the next Write-Enable pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the Write-Enable pulse. Data is internally latched on the rising edge of the Write-Enable pulse. The rising edge of Write-Enable also begins the programming operation. The programming operation terminates with the next rising edge of Write-Enable, used to write the program-verify command. Refer to A.C. Program-

ming Characteristics and Waveforms for specific timing parameters.

### Program-Verify Command

The 28F512 is programmed on a byte-by-byte basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified.

The program-verify operation is initiated by writing C0H into the command register. The register write terminates the programming operation with the rising edge of its Write-Enable pulse. The program-verify operation stages the device for verification of the byte last programmed. No new address information is latched.

The 28F512 applies an internally-generated margin voltage to the byte. A microprocessor read cycle outputs the data. A successful comparison between the programmed byte and true data means that the byte is successfully programmed. Programming then proceeds to the next desired byte location. Figure 4, the 28F512 Quick-Pulse Programming algorithm, illustrates how commands are combined with bus operations to perform byte programming. Refer to A.C. Programming Characteristics and Waveforms for specific timing parameters.

### Reset Command

A reset command is provided as a means to safely abort the erase- or program-command sequences. Following either set-up command (erase or program) with two consecutive writes of FFH will safely abort the operation. Memory contents will not be altered. A valid command must then be written to place the device in the desired state.

### EXTENDED ERASE/PROGRAM CYCLING

EEPROM cycling failures have always concerned users. The high electrical field required by thin oxide EEPROMs for tunneling can literally tear apart the oxide at defect regions. To combat this, some suppliers have implemented redundancy schemes, reducing cycling failures to insignificant levels. However, redundancy requires that cell size be doubled—an expensive solution.

Intel has designed extended cycling capability into its ETOX-II flash memory technology. Resulting improvements in cycling reliability come without increasing memory cell size or complexity. First, an advanced tunnel oxide increases the charge carrying ability ten-fold. Second, the oxide area per cell subjected to the tunneling electric field is one-tenth that of common EEPROMs, minimizing the probabili-

ty of oxide defects in the region. Finally, the peak electric field during erasure is approximately 2 MV/cm lower than EEPROM. The lower electric field greatly reduces oxide stress and the probability of failure—increasing time to wearout by a factor of 100,000,000.

The device is programmed and erased using Intel's Quick-Pulse Programming and Quick-Erase algorithms. Intel's algorithmic approach uses a series of operations (pulses), along with byte verification, to completely and reliably erase and program the device.

### QUICK-PULSE PROGRAMMING ALGORITHM

The Quick-Pulse Programming algorithm uses programming operations of 10  $\mu$ s duration. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm allows for up to 25 programming operations per byte, although most bytes verify on the first or second operation. The entire sequence of programming and byte verification is performed with  $V_{pp}$  at high voltage. Figure 4 illustrates the Quick-Pulse Programming algorithm.

### QUICK-ERASE ALGORITHM

Intel's Quick-Erase algorithm yields fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the Quick-Pulse Programming algorithm, to simultaneously remove charge from all bits in the array.

Erase begins with a read of memory contents. The 28F512 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by device programming.

For devices being erased and reprogrammed, uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accomplished, using the Quick-Pulse Programming algorithm, in approximately one second.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. With each erase operation, an increasing number of bytes verify to the erased state. Erase efficiency may be improved by storing the address of the last byte verified in a register. Following the next erase operation, verification starts at that stored address location. Erasure typically occurs in one seconds. Figure 5 illustrates the Quick-Erase algorithm.







Figure 4. 28F512 Quick-Pulse Programming Algorithm





Bus Operation	Command	Comments
		Entire memory must = 00H before erasure
Standby		Use Quick-Pulse Programming Algorithm (Figure 4) Wait for $V_{pp}$ Ramp to $V_{ppH}(1)$
		Initialize Addresses and Pulse-Count
Write	Set-up Erase	Data = 20H
Write	Erase	Data = 20H
Standby		Duration of Erase Operation ( $t_{WHWH2}$ )
Write	Erase <sup>(3)</sup> Verify	Addr = Byte to Verify; Data = A0H; Stops Erase Operation <sup>(2)</sup>
Standby		$t_{WHGL}$
Read		Read Byte to Verify Erasure
Standby		Compare Output to FFH Increment Pulse-Count
Write	Read	Data = 00H, Resets the Register for Read Operations
Standby		Wait for $V_{pp}$ Ramp to $V_{pPL}(1)$

Figure 5. 28F512 Quick-Erase Algorithm

## DESIGN CONSIDERATIONS

## Two-Line Output Control

Flash-memories are often used in larger memory arrays. Intel provides two read-control inputs to accommodate multiple memory connections. Two-line control provides for:

- the lowest possible memory power dissipation and,
- complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address-decoder output should drive chip-enable, while the system's read signal controls all flash-memories and other parallel memories. This assures that only enabled memory devices have active outputs, while deselected devices maintain the low power standby condition.

## Power Supply Decoupling

Flash memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current ( $I_{CC}$ ) issues—standby, active, and transient current peaks produced by falling and rising edges of chip-enable. The capacitive and inductive loads on the device outputs determine the magnitudes of these peaks.

Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1  $\mu\text{F}$  ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$ , and between  $V_{PP}$  and  $V_{SS}$ .

Place the high-frequency, low-inherent-inductance capacitors as close as possible to the devices. Also for every eight devices, a 4.7  $\mu$ F electrolytic capacitor should be placed at the array's power supply connection, between  $V_{CC}$  and  $V_{SS}$ . The bulk capacitor will overcome voltage slumps caused by printed-circuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

## V<sub>pp</sub> Trace on Printed Circuit Boards

Programming flash-memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the  $V_{PP}$  power supply trace. The  $V_{PP}$  pin supplies the memory cell current for programming. Use similar trace widths and layout considerations given the  $V_{CC}$  power bus. Adequate  $V_{PP}$  supply traces and decoupling will decrease  $V_{PP}$  voltage spikes and overshoots.

## Power Up/Down Protection

The 28F512 is designed to offer protection against accidental erasure or programming, caused by spurious system-level signals that may exist during power transitions. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of the two-step command sequences. Power supply sequencing is not required. Internal circuitry of the 28F512 ensures that the command register architecture is reset to the read mode on power up.

A system designer must guard against active writes for  $V_{CC}$  voltages above the  $V_{LKO}$  when  $V_{PP}$  is active. Since both  $WE\#$  and  $CE\#$  must be low for a command write, driving either to  $V_{IH}$  will prohibit writes.

The control register architecture provides an added level of protection since alteration of memory contents only occurs after successful completion of the two-step command sequences.

## 28F512 Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash nonvolatility increases the usable battery life of your system because the 28F512 does not consume any power to retain code or data when the system is off. Table 4 illustrates the power dissipated when updating the 28F512.

Table 4. 28F512 Typical Update Power Dissipation(4)

Operation	Power Dissipation (Watt-Seconds)	Notes
Array Program/ Program Verify	0.085	1
Array Erase/ Erase Verify	0.092	2
One Complete Cycle	0.262	3

### NOTES:

1. Formula to calculate typical Program/Program Verify Power =  $[V_{pp} \times \# \text{ Bytes} \times \text{typical } \# \text{ Prog. Pulses} (t_{WHWH1} \times I_{pp2} \text{ typical} + t_{WHGL} \times I_{pp4} \text{ typical})] + [V_{CC} \times \# \text{ Bytes} \times \text{typical } \# \text{ Prog. Pulses} (t_{WHWH1} \times I_{CC2} \text{ typical} + t_{WHGL} \times I_{CC4} \text{ typical})]$ .
2. Formula to calculate typical Erase/Erase Verify Power =  $[V_{pp} (I_{pp3} \text{ typical} \times t_{ERASE} \text{ typical} + I_{pp5} \text{ typical} \times t_{WHGL} \times \# \text{ Bytes})] + [V_{CC} (I_{CC3} \text{ typical} \times t_{ERASE} \text{ typical} + I_{CC5} \text{ typical} \times t_{WHGL} \times \# \text{ Bytes})]$ .
3. Once Complete Cycle = Array Preprogram + Array Erase + Program.
4. "Typicals" are not guaranteed, but based on a limited number of samples from production lots.

Symbol	Parameter	Notes	Limits		Unit	Comments
			Min	Max		
T <sub>A</sub>	Operating Temperature		-40	125	°C	For Read-Only and Read/Write Operations
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage		4.50	5.50	V	

## DC CHARACTERISTICS—TTL/CMOS COMPATIBLE

Symbol	Parameter	Notes	Limits		Unit	Test Conditions
			Min	Typical		
I <sub>L</sub>	Input Leakage Current	1			±1.0	μA V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>O</sub>	Output Leakage Current	1			±10	μA V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CC3</sub>	V <sub>CC</sub> Standby Current	1			1.0	mA V <sub>CC</sub> = V <sub>CC</sub> Max CE# = V <sub>H</sub>
I <sub>CC4</sub>	V <sub>CC</sub> Active Read Current	1		10	80	mA V <sub>CC</sub> = V <sub>CC</sub> Max CE# = V <sub>L</sub> I = 6 MHz I <sub>OUT</sub> = 0 mA
I <sub>CC5</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	30	mA Programming in Progress
I <sub>CC6</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	30	mA Erase in Progress
I <sub>CC7</sub>	V <sub>CC</sub> Program Verify Current	1, 2		5.0	30	mA V <sub>PP</sub> = V <sub>PP</sub> Program Verify in Progress
I <sub>CC8</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		5.0	30	mA V <sub>PP</sub> = V <sub>PP</sub> Erase Verify in Progress
I <sub>PP2</sub>	V <sub>PP</sub> Standby Current	1			±10	μA V <sub>PP</sub> < V <sub>CC</sub>
I <sub>PP3</sub>	V <sub>PP</sub> Read Current or Standby Current	1		80	300	μA V <sub>PP</sub> > V <sub>CC</sub>
					±10	μA V <sub>PP</sub> < V <sub>CC</sub>

**ABSOLUTE MAXIMUM RATINGS\***

Operating Temperature	
During Read	−40°C to +125°C <sup>(1)</sup>
During Erase/Program	−40°C to +125°C
Temperature Under Bias	
	−40°C to +125°C
Storage Temperature	
	−65°C to +150°C
Voltage on Any Pin with	
Respect to Ground	−2.0V to +7.0V <sup>(2)</sup>
Voltage on Pin A <sub>9</sub> with	
Respect to Ground	−2.0V to +13.5V <sup>(2, 3)</sup>
V <sub>PP</sub> Supply Voltage with	
Respect to Ground	
During Erase/Program	−2.0V to +14.0V <sup>(2, 3)</sup>

**NOTES:**

- Operating temperature is for automotive product as defined by this specification.
- Minimum DC input voltage is −0.5V. During transitions, inputs may undershoot to −2.0V for periods less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods less than 20 ns.
- Maximum DC voltage on A<sub>9</sub> or V<sub>PP</sub> may overshoot to +14.0V for periods less than 20 ns.
- Output shorted for no more than one second. No more than one output shorted at a time.

**OPERATING CONDITIONS**

Symbol	Parameter	Limits		Unit	Comments
		Min	Max		
T <sub>A</sub>	Operating Temperature	−40	125	°C	For Read-Only and Read/Write Operations
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	4.50	5.50	V	

**DC CHARACTERISTICS—TTL/NMOS COMPATIBLE**

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>LI</sub>	Input Leakage Current	1			±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current	1			±10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1			1.0	mA	V <sub>CC</sub> = V <sub>CC</sub> Max CE# = V <sub>IH</sub>
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1		10	30	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE# = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	30	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	30	mA	Erase in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Program Verify Current	1, 2		5.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		5.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			±10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or Standby Current	1		90	200	μA	V <sub>PP</sub> > V <sub>CC</sub>
					±10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>

V<sub>CC</sub> Supply Voltage with  
Respect to Ground ..... −2.0V to +7.0V<sup>(2)</sup>  
Output Short Circuit Current ..... 100 mA<sup>(4)</sup>  
Maximum Junction Temperature (T<sub>J</sub>) ..... 140°C

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*



## DC CHARACTERISTICS—TTL/NMOS COMPATIBLE (Continued)

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typ	Max		
I <sub>PP2</sub>	V <sub>PP</sub> Programming Current	1, 2		8.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub>	V <sub>PP</sub> Erase Current	1, 2		4.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase in Progress
I <sub>PP4</sub>	V <sub>PP</sub> Program Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Erase Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
V <sub>IL</sub>	Input Low Voltage		−0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	I <sub>OL</sub> = 2.1 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH1</sub>	Output High Voltage		2.4			V	I <sub>OH</sub> = −2.5 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		11.50		13.00	V	A <sub>9</sub> = V <sub>ID</sub>
I <sub>ID</sub>	V <sub>CC</sub> ID Current	1		10	30	mA	A <sub>9</sub> = V <sub>ID</sub>
	V <sub>PP</sub> ID Current			90	500	μA	
V <sub>PPL</sub>	V <sub>PP</sub> during Read-Only Operations		0.00		6.5	V	<b>NOTE:</b> Erase/Program are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations		11.40		12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

## DC CHARACTERISTICS—CMOS COMPATIBLE

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typ	Max		
I <sub>LI</sub>	Input Leakage Current	1			±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current	1			±10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1		50	100	μA	V <sub>CC</sub> = V <sub>CC</sub> Max CE# = V <sub>CC</sub> ± 0.2V
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1		10	30	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE# = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	30	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	30	mA	Erase in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Program Verify Current	1, 2		5.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		5.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress

## DC CHARACTERISTICS—CMOS COMPATIBLE (Continued)

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typ	Max		
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			± 10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or Standby Current	1		90	200	μA	V <sub>PP</sub> > V <sub>CC</sub>
					± 10		V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP2</sub>	V <sub>PP</sub> Programming Current	1, 2		8.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub>	V <sub>PP</sub> Erase Current	1, 2		4.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase in Progress
I <sub>PP4</sub>	V <sub>PP</sub> Program Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Program Erase Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
V <sub>IL</sub>	Input Low Voltage		−0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		0.7 V <sub>CC</sub>		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	I <sub>OL</sub> = 2.1 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH1</sub>	Output High Voltage		0.85 V <sub>CC</sub>			V	I <sub>OH</sub> = −2.5 mA, V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH2</sub>			V <sub>CC</sub> − 0.4			V	I <sub>OH</sub> = −100 μA, V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		11.50		13.00	V	
I <sub>ID</sub>	V <sub>CC</sub> ID Current	1		10	30	mA	A <sub>9</sub> = ID
I <sub>ID</sub>	V <sub>PP</sub> ID Current	1		90	500	mA	A <sub>9</sub> = ID
V <sub>PPL</sub>	V <sub>PP</sub> during Read-Only Operations		0.00		6.5	V	<b>NOTE:</b> Erase/Programs are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations		11.40		12.60	V	V <sub>PP</sub> = 12.0V
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	


CAPACITANCE<sup>(3)</sup> T<sub>A</sub> = 25°C, f = 1.0 MHz

Symbol	Parameter	Limits		Unit	Conditions
		Min	Max		
C <sub>IN</sub>	Address/Control Capacitance		8	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	Output Capacitance		12	pF	V <sub>OUT</sub> = 0V


## NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 5.0V, V<sub>PP</sub> = 12.0V, T = 25°C.
2. Not 100% tested: characterization data available.
3. Sampled, not 100% tested.
4. "Typicals" are not guaranteed, but are based on a limited number of samples from production lots.

# AC TESTING INPUT/OUTPUT WAVEFORM



# AC TESTING LOAD CIRCUIT



# AC TEST CONDITIONS

Input Rise and Fall Times (10% to 90%) . . . . . 10 ns  
 Input Pulse Levels . . . . . 0.45V and 2.4V  
 Input Timing Reference Level . . . . . 0.8V and 2.0V  
 Output Timing Reference Level . . . . . 0.8V and 2.0V

# AC CHARACTERISTICS—Read-Only Operations<sup>(2)</sup>

Versions		Notes	28F512-120		28F512-150		Unit
Symbol	Characteristic		Min	Max	Min	Max	
$t_{AVAV}/t_{RC}$	Read Cycle Time	3	120		150		ns
$t_{ELQV}/t_{CE}$	Chip Enable Access Time			120		150	ns
$t_{AVQV}/t_{ACC}$	Address Access Time			120		150	ns
$t_{GLQV}/t_{OE}$	Output Enable Access Time			50		55	ns
$t_{ELQX}/t_{LZ}$	Chip Enable to Output in Low Z	3	0		0		ns
$t_{EHQZ}$	Chip Disable to Output in High Z	3		50		55	ns
$t_{GLQX}/t_{OLZ}$	Output Enable to Output in Low Z	3	0		0		ns
$t_{GHQZ}/t_{DF}$	Output Disable to Output in High Z	4		30		35	ns
$t_{OH}$	Output Hold from Address, CE#, or OE# Change <sup>(1)</sup>	3	0		0		ns
$t_{WHGL}$	Write Recovery Time before Read		6		6		$\mu$ s

# NOTES:

1. Whichever occurs first.
2. Rise/Fall Time  $\leq 10$  ns.
3. Not 100% tested characterization data available.
4. Guaranteed by design.

290265-9




Figure 6. AC Waveforms for Read Operations



# AC CHARACTERISTICS—Write/Erase/Program Operations(1, 3)

Versions		Notes	28F512-120		28F512-150		Unit
Symbol	Characteristic		Min	Max	Min	Max	
t <sub>AVAV</sub> /t <sub>WC</sub>	Write Cycle Time		120		150		ns
t <sub>AVWL</sub> /t <sub>AS</sub>	Address Set-Up Time		0		0		ns
t <sub>WLAX</sub> /t <sub>AH</sub>	Address Hold Time	2	60		60		ns
t <sub>DVWH</sub> /t <sub>DS</sub>	Data Set-up Time		50		50		ns
t <sub>WHDX</sub> /t <sub>DH</sub>	Data Hold Time		10		10		ns
t <sub>WHGL</sub>	Write Recovery Time before Read		6		6		μs
t <sub>GHWL</sub>	Read Recovery Time before Write		0		0		μs
t <sub>ELWL</sub> /t <sub>CS</sub>	Chip Enable Set-Up Time before Write	2	20		20		ns
t <sub>WHEH</sub> /t <sub>CH</sub>	Chip Enable Hold Time		0		0		ns
t <sub>WLWH</sub> /t <sub>WP</sub>	Write Pulse Width(2)	2	80		80		ns
t <sub>ELEH</sub>	Alternative Write(2) Pulse Width	2	80		80		ns
t <sub>WHWL</sub> /t <sub>WPH</sub>	Write Pulse Width High		20		20		ns
t <sub>WHWH1</sub>	Duration of Programming Operation	4	10		10		μs
t <sub>WHWH2</sub>	Duration of Erase Operation	4	9.5		9.5		ms
t <sub>VPEL</sub>	V <sub>PP</sub> Set-Up Time to Chip Enable Low		1.0		1.0		ms

## NOTES:


1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only Operations.
2. Chip-Enable Controlled Writes: Write operations are driven by the valid combination of Chip-Enable and Write-Enable. In systems where Chip-Enable defines the write pulse width (within a longer Write-Enable timing waveform) all set-up, hold, and inactive Write-Enable times should be measured relative to the Chip-Enable waveform.
3. Rise/Fall time ≤ 10 ns.
4. The integrated stop timer terminates the programming/erase operations, thereby eliminating the need for a maximum specification.

## ERASE AND PROGRAMMING PERFORMANCE


Parameter	Limits			Notes	Unit	Comments
	Min	Typ	Max			
Chip Erase Time		1	60	1, 3, 4, 6	Sec	Excludes 00H Programming Prior to Erasure
Chip Program Time		1	6.25	1, 2, 4	Sec	Excludes System-Level Overhead
Erase/Program Cycles	1,000	100,000		1, 5	Cycles	

## NOTES:

1. "Typicals" are not guaranteed, but based on a limited number of samples taken from production lots. Data taken at T = 25°C, V<sub>PP</sub> = 12.0V, V<sub>CC</sub> = 5.0V.
2. Minimum byte programming time excluding system overhead is 16 μs (10 μs program + 6 μs write recovery), while maximum is 400 μs/byte (16 μs × 25 loops allowed by algorithm). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case byte.
3. Excludes 00H programming prior to erasure.
4. Excludes system-level overhead.
5. Refer to RR-60 "ETOX Flash Memory Reliability Data Summary" for typical cycling data and failure rate calculations.
6. Maximum erase specification is determined by algorithmic limit and accounts for cumulative effect of erasure at T = -40°C, 1,000 cycles, V<sub>PP</sub> = 11.4V, V<sub>CC</sub> = 4.5V.



**Figure 7. 28F512 Typical Program Time at 12V**  
See Note 1, Page 8-109.



**Figure 8. 28F512 Typical Programming Capability**

NOTE: 1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only Operations.  
2. Chip-Enable Controlled Write: While operations are given by the valid combination of Chip-Enable and Write-Enable in systems where Chip-Enable defines the write pulse width (within a longer Write-Enable timing waveform) at set-up, hold, and inactive Write-Enable times should be measured relative to the Chip-Enable waveform.  
3. Rise/Fall time < 10 ns.  
4. The interrupting stop time terminates the programming/erase operations, thereby eliminating the need for a maximum specification.

#### ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits	Unit	Notes	Comments
	Min	Typ	Max	
Chip Erase Time		1	80	Excludes COH programming. Prior to Erase.
Chip Program Time		1	80	Excludes System-Level Overhead.
Erase/Program Cycles	1,000	100,000	1.5	Cycles

NOTE: 1. "Typicals" are not guaranteed, but based on a limited number of samples taken from production lots. Data taken at T = 25°C, V<sub>PP</sub> = 12.0V, V<sub>CC</sub> = 5.0V.  
2. Minimum data programming time excluding system overhead is 10 µs (10 µs program + 0.2 µs write recovery), while maximum is 400 µs (10 µs × 25 loops allowed by algorithm). Max chip programming time is specified lower than worst case allowed by the programming algorithm since most cycle program significantly faster than the worst case byte.  
3. Excludes COH programming prior to erase.  
4. Excludes system-level overhead.  
5. Refer to FLASH/ETOX Flash Memory Reliability Data Summary for typical cycling data and failure rate calculations.  
6. Maximum erase specification is determined by algorithm limit and accurate for cumulative effect of erases at T = -40°C, 1,000 cycles, V<sub>PP</sub> = 11.4V, V<sub>CC</sub> = 4.5V.




Figure 9. 28F512 Typical Erase Time at 12V  
See Note 1, Page 8-109.




Figure 10. 28F512 Typical Erase Capability








Figure 12. AC Waveforms for Erase Operations



## Ordering Information



## Valid Combinations:

AP28F512-150	AN28F512-150
AP28F512-120	AN28F512-120

## ADDITIONAL INFORMATION

ER-20, "ETOX™ II Flash Memory Technology"

ER-23, "The Intel A28F512 Flash Memory"

RR-60, "ETOX™ Flash Memory Reliability Data Summary"

AP-316, "Using Flash Memory for In-System Reprogrammable Nonvolatile Storage"

AP-325 "Guide to Flash Memory Reprogramming"

## Order Number

294005

294007

293002

292046

292059

## REVISION HISTORY

Number	Description
002	Changed Erase/Program Cycles to 1,000 minimum.
003	Added 120 ns speed



A28F256A

## A28F256A 256K (32K x 8) CMOS FLASH MEMORY

*Automotive*

- **Extended Automotive Temperature Range** —  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- **Flash Electrical Chip-Erase** — 1 Second Typical Chip-Erase
- **Quick-Pulse Programming Algorithm** — 10  $\mu\text{s}$  Typical Byte-Program — 0.5 Second Chip-Program
- **1,000 Erase/Program Cycles Minimum Over Automotive Temperature Range**
- **12.0V  $\pm 5\%$   $V_{\text{pp}}$**
- **High-Performance Read** — 120/150 ns Maximum Access Time
- **CMOS Low Power Consumption** — 30 mA Maximum Active Current — 100  $\mu\text{A}$  Maximum Standby Current
- **Integrated Program/Erase Stop Timer**
- **Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface**
- **Noise Immunity Features** —  $\pm 10\%$   $V_{\text{CC}}$  Tolerance — Maximum Latch-Up Immunity through EPI Processing
- **ETOX™ II Flash Nonvolatile Memory Technology** — EPROM-Compatible Process Base — High-Volume Manufacturing Experience
- **JEDEC-Standard Pinouts** — 32-Pin Plastic-DIP — 32-Lead PLCC

(See Packaging Spec., Order #231369)

Intel's 28F256A CMOS flash memory offers the most cost-effective and reliable alternative for updatable non-volatile memory. The 28F256A adds electrical chip-erase and reprogramming to familiar EPROM technology. Memory contents can be erased and reprogrammed: in a test socket; in a PROM-programmer socket; on-board during subassembly test; in-system during final test; and in-system after-sale. The 28F256A increases memory flexibility, while contributing to time- and cost-savings. The 28F256A is targeted for alterable code- or data-storage applications where traditional EEPROM functionality (byte-erase) is either not required or not cost-effective. The 28F256A can also be applied where EPROM ultraviolet erasure is impractical or time-consuming.

The 28F256A is a 256-kilobit non-volatile memory organized as 32768 bytes of 8 bits. Intel's 28F256A is offered in 32-pin Plastic-DIP or 32-lead PLCC packages. Pin assignments conform to JEDEC standards.


Extended erase and program cycling capability is designed into Intel's ETOX™ II (EPROM Tunnel Oxide) process technology. Advanced oxide processing, an optimized tunneling structure, and lower electric field combine to extend reliable cycling beyond that of traditional EEPROMs. With the 12.0V  $V_{\text{pp}}$  supply, the 28F256A performs a minimum of 1,000 erase and program cycles well within the time limits of the Quick-Pulse Programming and Quick-Erase algorithms.

Intel's 28F256A employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 150 nanosecond access time provides no-WAIT-state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 100  $\mu\text{A}$  translates into power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins, from  $-1\text{V}$  to  $V_{\text{CC}} + 1\text{V}$ .

With Intel's ETOX-II process base, the 28F256A leverages years of EPROM experience to yield the highest levels of quality, reliability, and cost-effectiveness.

In order to meet the rigorous environmental requirements of Automotive Applications, Intel offers the 28F256A in extended Automotive temperature range. Read and Write Characteristics are guaranteed over the range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  ambient.

8



### Figure 1. 28F256A Block Diagram

## AUTOMOTIVE TEMPERATURE FLASH MEMORIES

The Intel Automotive Flash Memories have received additional processing to enhance product characteristics. The Automotive temperature range is  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  during the read/write/erase/program operations.

Speed Versions	Packaging Options	
	Plastic-DIP	PLCC
-120	AP	AN
-150	AP	AN






Figure 2. 28F256A Pin Configurations

Table 1. Pin Description

Symbol	Type	Name and Function
A <sub>0</sub> –A <sub>14</sub>	INPUT	<b>ADDRESS INPUTS</b> for memory addresses. Addresses are internally latched during a write cycle.
DQ <sub>0</sub> –DQ <sub>7</sub>	INPUT/OUTPUT	<b>DATA INPUT/OUTPUT:</b> Inputs data during memory write cycles; outputs data during memory read cycles. The data pins are active high and float to tri-state OFF when the chip is deselected or the outputs are disabled. Data is internally latched during a write cycle.
CE #	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. CE # is active low; CE high deselects the memory device and reduces power consumption to standby levels.
OE #	INPUT	<b>OUTPUT ENABLE:</b> Gates the devices output through the data buffers during a read cycle. OE # is active low.
WE #	INPUT	<b>WRITE ENABLE:</b> Controls writes to the control register and the array. Write enable is active low. Addresses are latched on the falling edge and data is latched on the rising edge of the WE # pulse. <b>Note:</b> With V <sub>PP</sub> ≤ 6.5V, memory contents cannot be altered.
V <sub>PP</sub>		<b>ERASE/PROGRAM POWER SUPPLY</b> for writing the command register, erasing the entire array, or programming bytes in the array.
V <sub>CC</sub>		<b>DEVICE POWER SUPPLY</b> (5V ± 10%)
V <sub>SS</sub>		<b>GROUND</b>
NC		<b>NO INTERNAL CONNECTION</b> to device. Pin may be driven or left floating.

## APPLICATIONS

The 28F256A flash memory adds electrical chip-erase and reprogrammability to EPROM non-volatility and ease of use. The 28F256A is ideal for storing code or data-tables in applications where periodic updates are required. The 28F256A also serves as a dense, nonvolatile data acquisition and storage medium.

The need for code updates pervades all phases of a system's life—from prototyping to system manufacture to after-sale service. In the factory, during prototyping, revisions to control code necessitate ultraviolet erasure and reprogramming of EPROM-based prototype codes. The 28F256A replaces the 15- to 20-minute ultraviolet erasure with one-second electrical erasure. Electrical chip-erase and reprogramming occur in the same workstation or PROM-programmer socket.

Diagnostics, performed at subassembly or final assembly stages, often require the socketing of EPROMs. Socketed test codes are ultimately replaced with EPROMs containing the final program. With electrical chip-erase and reprogramming, the 28F256A is soldered to the circuit board. Test codes are programmed into the 28F256A as it resides on the circuit board. Ultimately, the final code can be downloaded to the device. The 28F256A's in-circuit alterability eliminates unnecessary handling and less-reliable socketed connections, while adding greater test flexibility.

Material and labor costs associated with code changes increase at higher levels of system integration—the most costly being code updates after sale. Code “bugs”, or the desire to augment system functionality, prompt after-sale code updates. Field revisions to EPROM-based code require the removal of EPROM components or entire boards.

Designing with the in-circuit alterable 28F256A eliminates socketed memories, reduces overall material costs, and drastically cuts the labor costs associated with code updates. With the 28F256A, code updates are implemented locally via an edge-connector, or remotely over a serial communication link.

The 28F256A's electrical chip-erase, byte reprogrammability, and complete nonvolatility fit well with data accumulation needs. Electrical chip-erase gives the designer a “blank-slate” in which to log data. Data can be periodically off-loaded for analysis—erasing the slate and repeating the cycle. Or, multiple devices can maintain a “rolling window” of accumulated data.

A high degree of on-chip feature integration simplifies memory-to-processor interfacing. Figure 3 illustrates the interface between the MCS®-51 microcontroller and one 28F256A flash memory in a minimum chip-count system. Figure 4 depicts two 28F256As tied to the 80C186 system bus. In both instances, the 28F256A's architecture minimizes interface circuitry needed for complete in-circuit updates of memory contents. (Comprehensive system design information is included in AP-316, “Using




Figure 3. 28F256A in an MCS®-51 System




Figure 4. 28F256A in an 80C186 System

the 28F256A Flash Memory for In-System Reprogrammable Nonvolatile Storage", Order Number 292046-002).

With cost-effective in-system reprogramming and extended cycling capability, the 28F256A fills the functionality gap between traditional EPROMs and E<sup>2</sup>PROMs. EPROM-compatible specifications, straightforward interfacing, and in-circuit alterability allows designers to easily augment memory flexibility and satisfy the need for updatable nonvolatile storage in today's designs.

## PRINCIPLES OF OPERATION

Flash-memory augments EPROM functionality with in-circuit electrical erasure and reprogramming. The 28F256A introduces a command register to manage this new functionality. The command register allows for: 100% TTL-level control inputs; fixed power supplies during erasure and programming; and maximum EPROM compatibility.

In the absence of high voltage on the V<sub>pp</sub> pin, the 28F256A is a read-only memory. Manipulation of the external memory-control pins yields the standard EPROM read, standby, output disable, and intelligent identifier operations.

The same EPROM read, standby, and output disable operations are available when high voltage is applied to the V<sub>pp</sub> pin. In addition, high voltage on V<sub>pp</sub>

enables erasure and programming of the device. All functions associated with altering memory contents—intelligent identifier, erase, erase verify, program, and program verify—are accessed via the command register.

Commands are written to the register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for programming or erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the intelligent identifier codes, or output data for erase and program verification.

## Integrated Program/Erase Stop Timer

Successive command write cycles define the durations of program and erase operations; specifically, the program or erase time durations are normally terminated by associated program or erase verify commands. An integrated stop timer provides simplified timing control over these operations; thus eliminating the need for maximum program/erase timing specifications. Programming and erase pulse durations are minimums only. When the stop timer terminates a program or erase operation, the device enters an inactive state and remains inactive until receiving the appropriate verify or reset command.

Table 2. 28F256A Bus Operations

		Pins	V <sub>PP</sub> (1)	A <sub>0</sub>	A <sub>9</sub>	CE #	OE #	WE #	DQ <sub>0</sub> -DQ <sub>7</sub>
Operation									
READ-ONLY	Read		V <sub>PPL</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out
	Output Disable		V <sub>PPL</sub>	X	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Tri-State
	Standby		V <sub>PPL</sub>	X	X	V <sub>IH</sub>	X	X	Tri-State
	intelligent ID Manufacturer(2)		V <sub>PPL</sub>	V <sub>IL</sub>	V <sub>ID</sub> (3)	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data = 89H
	intelligent ID Device(2)		V <sub>PPL</sub>	V <sub>IH</sub>	V <sub>ID</sub> (3)	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data = B9H
READ/WRITE	Read		V <sub>PPH</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Data Out(4)
	Output Disable		V <sub>PPH</sub>	X	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Tri-State
	Standby(5)		V <sub>PPH</sub>	X	X	V <sub>IH</sub>	X	X	Tri-State
	Write		V <sub>PPH</sub>	A <sub>0</sub>	A <sub>9</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data In(6)

**NOTES:**

1. V<sub>PPL</sub> may be ground, a no-connect with a resistor tied to ground, or  $\leq 6.5V$ . V<sub>PPH</sub> is the programming voltage specified for the device. Refer to D.C. Characteristics. When V<sub>PP</sub> = V<sub>PPL</sub> memory contents can be read but not written or erased.
2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 3. All other addresses low.
3. V<sub>ID</sub> is the intelligent identifier high voltage. Refer to DC Characteristics.
4. Read operations with V<sub>PP</sub> = V<sub>PPH</sub> may access array data or the intelligent ID.
5. With V<sub>PP</sub> at high voltage, the standby current equals I<sub>CC</sub> + I<sub>pp</sub> (standby).
6. Refer to Table 3 for valid Data-In during a write operation.
7. X can be V<sub>IL</sub> or V<sub>IH</sub>.

**Write Protection**

The command register is only alterable when V<sub>PP</sub> is at high voltage. Depending upon the application, the system designer may choose to make the V<sub>PP</sub> power supply switchable—available only when memory updates are desired. When high voltage is removed, the contents of the register default to the read command, making the 28F256A a read-only memory. Memory contents cannot be altered.

Or, the system designer may choose to “hardwire” V<sub>PP</sub>, making the high voltage supply constantly available. In this instance, all operations are performed in conjunction with the command register. The 28F256A is designed to accommodate either design practice, and to encourage optimization of the processor-memory interface.

The two-step Program/Erase write sequence to the command register provides additional software write protection.

**BUS OPERATIONS****Read**

The 28F256A has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Enable (CE #) is the power control and should be used for device selection. Output-Enable (OE #) is the output control and should be used to

gate data from the output pins, independent of device selection. Figure 7 illustrates read timing waveforms.

When V<sub>PP</sub> is low (V<sub>PPL</sub>), the read only operation is active. This permits reading the data in the array and outputting the intelligent identifier codes (See Table 2). When V<sub>PP</sub> is high (V<sub>PPH</sub>), the default condition of the device is the read-only mode. This allows reading the data in the array. Further functionality is achieved through the Command Register as shown in Table 3.

**Output Disable**

With Output-Enable at a logic-high level (V<sub>IH</sub>), output from the device is disabled. Output pins are placed in a high-impedance state.

**Standby**

With Chip-Enable at a logic-high level, the standby operation disables most of the 28F256A's circuitry and substantially reduces device power consumption. The outputs are placed in a high-impedance state, independent of the Output-Enable signal. If the 28F256A is deselected during erasure, programming, or program/erase verification, the device draws active current until the operation is terminated.



### Intelligent Identifier Operation

The Intelligent Identifier operation outputs the manufacturer code (89H) and device code (B9H). Programming equipment automatically matches the device with its proper erase and programming algorithms.

With Chip-Enable and Output-Enable at a logic low level, raising A9 to high voltage, V<sub>ID</sub> (See DC Characteristics), activates the operation. Data read from locations 0000H and 0001H represent the manufacturer's code and the device code, respectively.

The manufacturer- and device-codes can also be read via the command register, for instances where the 28F256A is erased and reprogrammed in the target system. Following a write of 90H to the command register, a read from address location 0000H outputs the manufacturer code (89H). A read from address 0001H outputs the device code (B9H).

### Write

Device erasure and programming are accomplished via the command register, when high voltage is applied to the V<sub>PP</sub> pin. The contents of the register serve as input to the internal state-machine. The

state-machine outputs dictate the function of the device.

The command register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command. The command register is written by bringing Write-Enable to a logic-low level (V<sub>IL</sub>), while Chip-Enable is low. Addresses are latched on the falling edge of Write-Enable, while data is latched on the rising edge of the Write-Enable pulse. Standard microprocessor write timings are used.

Refer to A.C. Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

### COMMAND DEFINITIONS

When low voltage is applied to the V<sub>PP</sub> pin, the contents of the command register default to 00H, enabling read-only operations.

Placing high voltage on the V<sub>PP</sub> pin enables read/write operations. Device operations are selected by writing specific data patterns into the command register. Table 3 defines these 28F256A register commands.

Table 3. Command Definitions

Command	Bus Cycles Req'd	First Bus Cycle			Second Bus Cycle		
		Operation(1)	Address(2)	Data(3)	Operation(1)	Address(2)	Data(3)
Read Memory	1	Write	X	00H			
Read Intelligent ID(4)	1	Write	X	90H	Read	IA	ID
Set-up Erase/Erase(5)	2	Write	X	20H	Write	X	20H
Erase Verify(5)	2	Write	EA	A0H	Read	X	EVD
Set-up Program/Program(6)	2	Write	X	40H	Write	PA	PD
Program Verify(6)	2	Write	X	C0H	Read	X	PVD
Reset(7)	2	Write	X	FFH	Write	X	FFH

### NOTES:

- Bus operations are defined in Table 2.
- IA = Identifier address: 00H for manufacturer code, 01H for device code.  
EA = Address of memory location to be read during erase verify.  
PA = Address of memory location to be programmed.  
Addresses are latched on the falling edge of the Write-Enable pulse.
- ID = Data read from location IA during device identification (Mfr = 89H, Device = B9H).  
EVD = Data read from location EA during erase verify.  
PD = Data to be programmed at location PA. Data is latched on the rising edge of Write-Enable.  
PVD = Data read from location PA during program verify. PA is latched on the Program command.
- Following the Read Intelligent ID command, two read operations access manufacturer and device codes.
- Figure 6 illustrates the Quick-Erase Algorithm.
- Figure 5 illustrates the Quick-Pulse Programming Algorithm.
- The second bus cycle must be followed by the desired command register write.

### Read Command

While  $V_{PP}$  is high, for erasure and programming, memory contents can be accessed via the read command. The read operation is initiated by writing 00H into the command register. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command register contents are altered.

The default contents of the register upon  $V_{PP}$  power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the  $V_{PP}$  power transition. Where the  $V_{PP}$  supply is hard-wired to the 28F256A, the device powers-up and remains enabled for reads until the command-register contents are changed. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters.

### Intelligent Identifier Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer- and device-codes must be accessible while the device resides in the target system. PROM programmers typically access signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not a desired system-design practice.

The 28F256A contains an Intelligent Identifier operation to supplement traditional PROM-programming methodology. The operation is initiated by writing 90H into the command register. Following the command write, a read cycle from address 0000H retrieves the manufacturer code of 89H. A read cycle from address 0001H returns the device code of B9H. To terminate the operation, it is necessary to write another valid command into the register.

### Set-up Erase/Erasure Commands

Set-up Erase is a command-only operation that stages the device for electrical erasure of all bytes in the array. The set-up erase operation is performed by writing 20H to the command register.

To commence chip-erasure, the erase command (20H) must again be written to the register. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command).

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, chip-erasure can only occur when high voltage is applied to the  $V_{PP}$  pin. In the absence

of this high voltage, memory contents are protected against erasure. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

### Erase-Verify Command

The erase command erases all bytes of the array in parallel. After each erase operation, all bytes must be verified. The erase verify operation is initiated by writing A0H into the command register. The address for the byte to be verified must be supplied as it is latched on the falling edge of the Write-Enable pulse. The register write terminates the erase operation with the rising edge of its Write-Enable pulse.

The 28F256A applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are erased.

The erase-verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the array until a byte does not return FFH data, or the last address is accessed.

In the case where the data read is not FFH, another erase operation is performed. (Refer to Set-up Erase/Erasure). Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the verify operation is terminated by writing a valid command (e.g. Program Set-up) to the command register. Figure 6, the Quick-Erase Algorithm, illustrates how commands and bus operations are combined to perform electrical erasure of the 28F256A. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

### Set-up Program/Program Commands

Set-up program is a command-only operation that stages the device for byte programming. Writing 40H into the command register performs the set-up operation.

Once the program set-up operation is performed, the next Write-Enable pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the Write-Enable pulse. Data is internally latched on the rising edge of the Write-Enable pulse. The rising edge of Write-Enable also begins the programming operation. The programming operation terminates with the next rising edge of Write-Enable, used to write the program-verify command. Refer to A.C. Programming Characteristics and Waveforms for specific timing parameters.

### Program-Verify Command

The 28F256A is programmed on a byte-by-byte basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified.

The program-verify operation is initiated by writing C0H into the command register. The register write terminates the programming operation with the rising edge of its Write-Enable pulse. The program-verify operation stages the device for verification of the byte last programmed. No new address information is latched.

The 28F256A applies an internally-generated margin voltage to the byte. A microprocessor read cycle outputs the data. A successful comparison between the programmed byte and true data means that the byte is successfully programmed. Programming then proceeds to the next desired byte location. Figure 5, the 28F256A Quick-Pulse Programming Algorithm, illustrates how commands are combined with bus operations to perform byte programming. Refer to A.C. Programming Characteristics and Waveforms for specific timing parameters.

### Reset Command

A reset command is provided as a means to safely abort the erase- or program-command sequences. Following either set-up command (erase or program) with two consecutive writes of FFH will safely abort the operation. Memory contents will not be altered. A valid command must then be written to place the device in the desired state.

### EXTENDED ERASE/PROGRAM CYCLING

EEPROM cycling failures have always concerned users. The high electrical field required by thin oxide EEPROMs for tunneling can literally tear apart the oxide at defect regions. To combat this, some suppliers have implemented redundancy schemes, reducing cycling failures to insignificant levels. However, redundancy requires that cell size be doubled—an expensive solution.

Intel has designed extended cycling capability into its ETOX-II flash memory technology. Resulting improvements in cycling reliability come without increasing memory cell size or complexity. First, an advanced tunnel oxide increases the charge-carrying ability ten-fold. Second, the oxide area per cell subjected to the tunneling electric field is one-tenth that of common EEPROMs, minimizing the probability of oxide defects in the region. Finally, the peak electric field during erasure is approximately

2 mV/cm lower than EEPROM. The lower electric field greatly reduces oxide stress and the probability of failure—increasing time to wearout by a factor of 100,000,000.

The device is programmed and erased using Intel's Quick-Pulse Programming and Quick-Erase algorithms. Intel's algorithmic approach uses a series of operations (pulses), along with byte verification, to completely and reliably erase and program the device.

For further reliability information, see Reliability Report RR-60 (ETOX II Reliability Data Summary).

### QUICK-PULSE PROGRAMMING ALGORITHM

The Quick-Pulse Programming algorithm uses programming operations of 10  $\mu$ s duration. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm allows for up to 25 programming operations per byte, although most bytes verify on the first or second operation. The entire sequence of programming and byte verification is performed with  $V_{PP}$  at high voltage. Figure 5 illustrates the Quick-Pulse Programming algorithm.

### QUICK-ERASE ALGORITHM

Intel's Quick-Erase algorithm yields fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the Quick-Pulse Programming algorithm, to simultaneously remove charge from all bits in the array.

Erase begins with a read of memory contents. The 28F256A is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by device programming.

Uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accomplished, using the Quick-Pulse Programming algorithm, in approximately, one-half second.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. With each erase operation, an increasing number of bytes verify to the erased state. Erase efficiency may be improved by storing the address of the last byte verified in a register. Following the next erase operation, verification starts at that stored address location. Erasure typically occurs in one second. Figure 6 illustrates the Quick-Erase Algorithm.





Figure 5. 28F256A Quick-Pulse Programming Algorithm





Bus Operation	Command	Comments
		Entire memory must = 00H before erasure
Standby		Use Quick-Pulse Programming Algorithm (Figure 5) Wait for $V_{pp}$ Ramp to $V_{ppH}(1)$
		Initialize Addresses and Pulse-Count
Write	Set-up Erase	Data = 20H
Write	Erase	Data = 20H
Standby		Duration of Erase Operation ( $t_{WHWH2}$ )
Write	Erase <sup>(3)</sup> Verify	Addr = Byte to Verify; Data = A0H; Stops Erase Operation <sup>(2)</sup>
Standby		$t_{WHGL}$
Read		Read Byte to Verify Erasure
Standby		Compare Output to FFH Increment Pulse-Count
Write	Read	Data = 00H, Resets the Register for Read Operations
Standby		Wait for $V_{pp}$ Ramp to $V_{pPL}(1)$

Figure 6. 28F256A Quick-Erase Algorithm

## DESIGN CONSIDERATIONS

### Two-Line Output Control

Flash memories are often used in larger memory arrays. Intel provides two read-control inputs to accommodate multiple memory connections. Two-line control provides for:

- the lowest possible memory power dissipation and,
- complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address-decoder output should drive chip-enable, while the system's read signal controls all flash memories and other parallel memories. This assures that only enabled memory devices have active outputs, while deselected devices maintain the low power standby condition.

### Power Supply Decoupling

Flash memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current ( $I_{CC}$ ) issues—standby, active, and transient current peaks produced by falling and rising edges of chip-enable. The capacitive and inductive loads on the device outputs determine the magnitudes of these peaks.

Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a  $0.1\ \mu\text{F}$  ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$ , and between  $V_{PP}$  and  $V_{SS}$ .

Place the high-frequency, low-inherent-inductance capacitors as close as possible to the devices. Also, for every eight devices, a  $4.7\ \mu\text{F}$  electrolytic capacitor should be placed at the array's power supply connection, between  $V_{CC}$  and  $V_{SS}$ . The bulk capacitor will overcome voltage slumps caused by printed-circuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

### $V_{PP}$ Trace on Printed Circuit Boards

Programming flash memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the  $V_{PP}$  power supply trace. The  $V_{PP}$  pin supplies the memory cell current for programming. Use similar trace widths and layout considerations given the  $V_{CC}$  power bus. Adequate  $V_{PP}$  supply traces and decoupling will decrease  $V_{PP}$  voltage spikes and overshoots.

### Power Up/Down Protection

The 28F256A is designed to offer protection against accidental erasure or programming, caused by spurious system-level signals that may exist during power transitions. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of the two-step command sequences. Power supply sequencing is not required. Internal circuitry of the 28F256A ensures that the command register architecture is reset to the read mode on power up.

A system designer must guard against active writes for  $V_{CC}$  voltages above  $V_{LKO}$  when  $V_{PP}$  is active. Since both  $WE\#$  and  $CE\#$  must be low for a command write, driving either to  $V_{IH}$  will inhibit writes. The control register architecture provides an added level of protection since alteration of memory contents only occurs after successful completion of the two-step command sequences.

### 28F256A Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory nonvolatility increases the usable battery life of your system because the 28F256A does not consume any power to retain code or data when the system is off. Table 4 illustrates the power dissipated when updating the 28F256A.

3. Erase Verify is performed only after chip-erase. A final read command may be performed (optional) after the register is written with the read command.

4. CAUTION: The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

5. Refer to Principles of Operation.

6. This is a 5V device.

7. Ground is connected with a resistor tied to ground or switched. When  $V_{PP}$  is switched,  $V_{CC}$  may be power supply can be hard-wired to the device or 5V DC characteristics for value of  $V_{PP}$ . The  $V_{PP}$  pin must be connected to a hard-wired 5V supply.

NOTES:

Figure 4. 28F256A Quick-Erase Algorithm

Table 4. 28F256A Typical Update Power Dissipation(4)

Operation	Power Dissipation (Watt-Seconds)	Notes
Array Program/Program Verify	0.043	1
Array Erase/Erase Verify	0.083	2
One Complete Cycle	0.169	3

**NOTES:**

1. Formula to calculate typical Program/Program Verify Power =  $[V_{PP} \times \# \text{ Bytes} \times \text{typical} \# \text{ Prog Pulses} (t_{WHWH1} \times I_{PP2} \text{ typical} + t_{WHGL} \times I_{PP4} \text{ typical})] + [V_{CC} \times \# \text{ Bytes} \times \text{typical} \# \text{ Prog Pulses} (t_{WHWH1} \times I_{CC2} \text{ typical} + t_{WHGL} \times I_{CC2} \text{ typical})]$ .
2. Formula to calculate typical Erase/Erase Verify Power =  $[V_{PP} (I_{PP3} \text{ typical} \times t_{ERASE} \text{ typical} + I_{PP5} \text{ typical} \times t_{WHGL} \times \# \text{ Bytes})] + [V_{CC} (I_{CC3} \text{ typical} \times t_{ERASE} \text{ typical} + I_{CC5} \text{ typical} \times t_{WHGL} \times \# \text{ Bytes})]$ .
3. One Complete Cycle = Array Preprogram + Array Erase + Program.
4. "Typicals" are not guaranteed, but based on a limited number of samples from production lots.

Symbol	Parameter	Limits		Unit	Comments
		Min	Max		
$T_A$	Operating Temperature	-40	+125	°C	For Read-Only and Read/Write Operations
$V_{CC}$	V <sub>CC</sub> Supply Voltage	4.50	5.50	V	

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
$I_{IL}$	Input Leakage Current	1			±1.0	µA	$V_{CC} = V_{DD} \text{ Max}$ $V_{IN} = V_{CC} \text{ or } V_{EE}$
$I_{LO}$	Output Leakage Current	1			±1.0	µA	$V_{CC} = V_{DD} \text{ Max}$ $V_{OUT} = V_{CC} \text{ or } V_{EE}$
$I_{CC3}$	V <sub>CC</sub> Standby Current	1			1.0	mA	$V_{CC} = V_{DD} \text{ Max}$ $CE = V_{EE}$
$I_{CC1}$	V <sub>CC</sub> Active Read Current	1		10	30	mA	$V_{CC} = V_{DD} \text{ Max}$ $CE = V_{EE}$ $t = 80 \text{ nS}$ $I = 0 \text{ mA}$
$I_{CC2}$	V <sub>CC</sub> Programming Current	1, 2		1.0	30	mA	Programming in Progress
$I_{CC4}$	V <sub>CC</sub> Erase Current	1, 2		2.0	30	mA	Erase in Progress
$I_{CC5}$	V <sub>CC</sub> Program Verify Current	1, 2		2.0	30	mA	Program Verify in Progress
$I_{CC6}$	V <sub>CC</sub> Erase Verify Current	1, 2		2.0	30	mA	Erase Verify in Progress
$I_{PP5}$	V <sub>PP</sub> Leakage Current	1			±1.0	µA	$V_{PP} = V_{DD}$

**ABSOLUTE MAXIMUM RATINGS\***

Operating Temperature	
During Read	−40°C to +125°C(1)
During Erase/Program	−40°C to +125°C
Temperature Under Bias	−40°C to +125°C
Storage Temperature	−65°C to +150°C
Voltage on Any Pin with Respect to Ground	−2.0V to +7.0V(2)
Voltage on Pin A <sub>9</sub> with Respect to Ground	−2.0V to +13.5V(2, 3)
V <sub>PP</sub> Supply Voltage with Respect to Ground	
During Erase/Program	−2.0V to +14.0V(2, 3)

V <sub>CC</sub> Supply Voltage with Respect to Ground	−2.0V to +7.0V(2)
Output Short Circuit Current	100 mA(4)
Maximum Junction Temperature (T <sub>J</sub> )	140°C

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

**NOTES:**

1. Operating temperature is for automotive product defined by this specification.
2. Minimum DC input voltage is −0.5V. During transitions, inputs may undershoot to −2.0V for periods less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods less than 20 ns.
3. Maximum DC voltage on A<sub>9</sub> or V<sub>PP</sub> may overshoot to +14.0V for periods less than 20 ns.
4. Output shorted for no more than one second. No more than one output shorted at a time.

**OPERATING CONDITIONS**

Symbol	Parameter	Limits		Unit	Comments
		Min	Max		
T <sub>A</sub>	Operating Temperature	−40	+125	°C	For Read-Only and Read/Write Operations
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	4.50	5.50	V	

**DC CHARACTERISTICS—TTL/NMOS COMPATIBLE**

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>LI</sub>	Input Leakage Current	1			±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current	1			±10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1			1.0	mA	V <sub>CC</sub> = V <sub>CC</sub> Max CE# = V <sub>IH</sub>
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1		10	30	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE# = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	30	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	30	mA	Erase in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Program Verify Current	1, 2		5.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		5.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			±10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>



# DC CHARACTERISTICS—TTL/NMOS COMPATIBLE (Continued)

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or Standby Current	1		90	200	μA	V <sub>PP</sub> > V <sub>CC</sub>
					± 10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP2</sub>	V <sub>PP</sub> Programming Current	1, 2		8.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub>	V <sub>PP</sub> Erase Current	1, 2		4.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase in Progress
I <sub>PP4</sub>	V <sub>PP</sub> Program Verify Current	1, 2		2.0	5.0	μA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Erase Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
V <sub>IL</sub>	Input Low Voltage		−0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	I <sub>OL</sub> = 2.1 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH1</sub>	Output High Voltage		2.4			V	I <sub>OH</sub> = −2.5 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		11.50		13.00	V	A <sub>9</sub> = V <sub>ID</sub>
I <sub>ID</sub>	V <sub>CC</sub> ID Current	1		10	30	mA	A <sub>9</sub> = V <sub>ID</sub>
	V <sub>PP</sub> ID Current			90	500	μA	
V <sub>PPL</sub>	V <sub>PP</sub> during Read-Only Operations		0.00		6.5	V	<b>NOTE:</b> Erase/Program are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations		11.40		12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

# DC CHARACTERISTICS—CMOS COMPATIBLE

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>LI</sub>	Input Leakage Current	1			± 1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current	1			± 10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1		50	100	μA	V <sub>CC</sub> = V <sub>CC</sub> Max CE# = V <sub>CC</sub> ± 0.2V
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1		10	30	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE# = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	30	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	30	mA	Erase in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Program Verify Current	1, 2		5.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		5.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress

## DC CHARACTERISTICS—CMOS COMPATIBLE (Continued)

Symbol	Parameter	Notes	Limits			Unit	Test Conditions
			Min	Typical	Max		
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			± 10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or Standby Current	1		90	200	μA	V <sub>PP</sub> > V <sub>CC</sub>
					± 10		V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PP2</sub>	V <sub>PP</sub> Programming Current	1, 2		8.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub>	V <sub>PP</sub> Erase Current	1, 2		4.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in Progress
I <sub>PP4</sub>	V <sub>PP</sub> Program Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Erase Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
V <sub>IL</sub>	Input Low Voltage		−0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		0.7 V <sub>CC</sub>		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	I <sub>OL</sub> = 2.1 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH1</sub>	Output High Voltage		0.85 V <sub>CC</sub>			V	I <sub>OH</sub> = −2.5 mA, V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH2</sub>			V <sub>CC</sub> − 0.4				I <sub>OH</sub> = −100 μA, V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>ID</sub>	A <sub>g</sub> Intelligent Identifier Voltage		11.50		13.00	V	
I <sub>ID</sub>	V <sub>CC</sub> ID Current	1		10	30	mA	A <sub>g</sub> = ID
I <sub>ID</sub>	V <sub>PP</sub> ID Current	1		90	500	μA	A <sub>g</sub> = ID
V <sub>PPL</sub>	V <sub>PP</sub> during Read-Only Operations		0.00		6.5	V	<b>NOTE:</b> Erase/Programs are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations		11.40		12.60	V	V <sub>PP</sub> = 12.0V
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

CAPACITANCE<sup>(3)</sup> T<sub>A</sub> = 25°C, f = 1.0 MHz

Symbol	Parameter	Limits		Unit	Conditions
		Min	Max		
C <sub>IN</sub>	Address/Control Capacitance		8	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	Output Capacitance		12	pF	V <sub>OUT</sub> = 0V

## NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 5.0V, V<sub>PP</sub> = 12.0V, T = 25°C.
2. Not 100% tested: characterization data available.
3. Sampled, not 100% tested.
4. "Typicals" are not guaranteed, but are based on a limited number of samples from production lots.

### AC TEST CONDITIONS


Input Rise and Fall Times (10% to 90%) ..... 10 ns

Input Pulse Levels ..... 0.45V and 2.4V


Input Timing Reference Level ..... 0.8V and 2.0V

Output Timing Reference Level ..... 0.8V and 2.0V

### AC TESTING INPUT/OUTPUT WAVEFORM



### AC TESTING LOAD CIRCUIT




### AC CHARACTERISTICS—Read-Only Operations<sup>(2)</sup>

Versions		Notes	28F256A-120		28F256A-150		Unit
Symbol	Characteristic		Min	Max	Min	Max	
$t_{AVAV}/t_{RC}$	Read Cycle Time	3	120		150		ns
$t_{ELQV}/t_{CE}$	Chip Enable Access Time			120		150	ns
$t_{AVQV}/t_{ACC}$	Address Access Time			120		150	ns
$t_{GLQV}/t_{OE}$	Output Enable Access Time			50		55	ns
$t_{ELQX}/t_{LZ}$	Chip Enable to Output in Low Z	3	0		0		ns
$t_{EHQZ}$	Chip Disable to Output in High Z	3		50		55	ns
$t_{GLQX}/t_{OLZ}$	Output Enable to Output in Low Z	3	0		0		ns
$t_{GHQZ}/t_{DF}$	Output Disable to Output in High Z	4		30		35	ns
$t_{OH}$	Output Hold from Address, CE #, or OE # Change	1, 3	0		0		ns
$t_{WHGL}$	Write Recovery Time before Read		6		6		$\mu$ s

#### NOTES:

1. Whichever occurs first.
2. Rise/Fall Time  $\leq 10$  ns.
3. Not 100% tested: characterization data available.
4. Guaranteed by design.



290168-10

Figure 7. AC Waveforms for Read Operations



# AC CHARACTERISTICS—Write/Erase/Program Operations(1, 3)

Versions		Notes	28F256A-120		28F256A-150		Unit
Symbol	Characteristic		Min	Max	Min	Max	
$t_{AVAV}/t_{WC}$	Write Cycle Time		120		150		ns
$t_{AVWL}/t_{AS}$	Address Set-Up Time		0		0		ns
$t_{WLAX}/t_{AH}$	Address Hold Time	2	60		60		ns
$t_{DVWH}/t_{DS}$	Data Set-up Time		50		50		ns
$t_{WHDX}/t_{DH}$	Data Hold Time		10		10		ns
$t_{WHGL}$	Write Recovery Time before Read		6		6		$\mu$ s
$t_{GHWL}$	Read Recovery Time before Write		0		0		$\mu$ s
$t_{ELWL}/t_{CS}$	Chip Enable Set-Up Time before Write	2	20		20		ns
$t_{WHEH}/t_{CH}$	Chip Enable Hold Time		0		0		ns
$t_{WLWH}/t_{WP}$	Write Pulse Width	2	80		80		ns
$t_{ELEH}$	Alternative Write Pulse Width	2	80		80		ns
$t_{WHWL}/t_{WPH}$	Write Pulse Width High		20		20		ns
$t_{WHWH1}$	Duration of Programming Operation	4	10		10		$\mu$ s
$t_{WHWH2}$	Duration of Erase Operation	4	9.5		9.5		ms
$t_{VPEL}$	$V_{PP}$ Set-Up Time to Chip Enable Low		1.0		1.0		ms

## NOTES:

- Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only Operations.
- Chip-Enable Controlled Writes: Write operations are driven by the valid combination of Chip-Enable and Write-Enable. In systems where Chip-Enable defines the write pulse width (within a longer Write-Enable timing waveform) all set-up, hold, and inactive Write-Enable times should be measured relative to the Chip-Enable waveform.
- Rise/Fall time  $\leq 10$  ns.
- The integrated stop timer terminates the programming/erase operations, thereby eliminating the need for a maximum specification.

## ERASE AND PROGRAMMING PERFORMANCE

Parameter	Notes	Limits			Unit	Comments
		Min	Typ	Max		
Chip Erase Time	1, 3, 4, 6		1	60	Sec	Excludes 00H Programming Prior to Erasure
Chip Program Time	1, 2, 4		0.5	3.1	Sec	Excludes System-Level Overhead
Erase/Program Cycles	1, 3, 5	1,000	100,000		Cycles	

## NOTES:

- "Typicals" are not guaranteed, but based on a limited number of samples taken from production lots. Data taken at  $T = 25^{\circ}\text{C}$ ,  $V_{PP} = 12.0\text{V}$ ,  $V_{CC} = 5.0\text{V}$ .
- Minimum byte programming time excluding system overhead is  $16\text{ }\mu\text{s}$  ( $10\text{ }\mu\text{s}$  program +  $6\text{ }\mu\text{s}$  write recovery), while maximum is  $400\text{ }\mu\text{s}/\text{byte}$  ( $16\text{ }\mu\text{s} \times 25$  loops allowed by algorithm). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case byte.
- Excludes 00H Programming prior to erasure.
- Excludes system-level overhead.
- Refer to RR-60 "ETOX Flash Memory Reliability Data Summary" for typical cycling data and failure rate calculations.
- Maximum erase specification is determined by algorithmic limit and accounts for cumulative effect of erasure at  $T = -40^{\circ}\text{C}$ , 1,000 cycles,  $V_{PP} = 11.4\text{V}$ ,  $V_{CC} = 4.5\text{V}$ .




Figure 8. 28F256A Typical Programming Capability  
See Note 1, Page 8-133






Figure 9. 28F256A Typical Program Time at  $V_{pp} = 12.0V$



290168-16

Figure 10. 28F256A Typical Erase Capability  
See Note 1, Page 8-133




290168-17

Figure 11. 28F256A Typical Erase Time at  $V_{pp} = 12.0V$






Figure 13. AC Waveforms for Erase Operations



290168-12

## Ordering Information



## VALID COMBINATIONS:

AP28F256A-120

AP28F256A-120

AP28F256A-150

AN28F256A-150

## ADDITIONAL INFORMATION

AP-316, "Using the 28F256A Flash Memory for In-System Reprogrammable Non-Volatile Storage"

ER-21, "The Intel 28F256 Flash Memory"

RR-60, "ETOX™ II Flash Memory Reliability Data Summary"

AP-325, "Guide to Flash Memory Reprogramming"

## Order Number

292046

294004

293002

292059

## REVISION HISTORY

Number	Description
005	Changed Erase/Program Cycles to 1,000 minimum.
006	Added 120 ns Speed

---

# Process Engineering Reports

---

9





# **ETOX™II Flash Memory Technology**

**JASON ZILLER**  
PRODUCT ENGINEERING

September 1993

# ETOX™ II FLASH MEMORY TECHNOLOGY

CONTENTS	PAGE
INTRODUCTION .....	9-3
ETOX™ II FLASH MEMORY CELL .....	9-3
MEMORY ARRAY CONSIDERATIONS .....	9-3
ETOX™ II FLASH MEMORY RELIABILITY .....	9-3
SUMMARY .....	9-4

## INTRODUCTION

Intel's ETOX™ II (EPROM tunnel oxide) flash memory technology is derived from the CHMOS\*\* III-E EPROM technology. It replaces ultraviolet erasability with a non-volatile memory cell that is electrically erasable in bulk array form. Intel flash memory combines the EPROM programming mechanism with EEPROM erase, producing a versatile memory device that is highly reliable and cost effective. This report describes the fundamentals of the ETOX II flash memory cell in comparison to the standard EPROM, and gives insight into its operation in a system environment.

The ETOX II flash memory cell is nearly identical in size to CHMOS III-E EPROM. This allows comparable densities. The primary difference between ETOX II flash memory and EPROM cells is the flash memory cell's thinner gate oxide, which permits the electrical erase capability. (See Photo 1.)

## ETOX II FLASH MEMORY CELL

Intel's ETOX II flash memory cell is composed of a single transistor with a floating gate for charge storage, like the traditional EPROM. (See Figure 1.) In contrast, conventional two-transistor EEPROM cells are typically much larger. Intel produces ETOX II flash memory devices on 1.0μ photolithography.

The ETOX II cell's programming mechanism is identical to the EPROM; that is, hot channel electron injection. The device programming mode forces the cell's control gate and drain to a high voltage while leaving the source grounded. The high drain voltage generates "hot" electrons that are swept across the channel. These hot electrons collide with other atoms along the way, creating even more free electrons. Meanwhile, the high voltage on the control gate attracts these free electrons across the lower gate oxide into the floating gate, where they are trapped. (See Figure 2.) Typically, this process takes less than 10 μs.

Flash memory's advantage over EPROM is electrical erasure, discharging the floating gate without ultraviolet light exposure. The erase mechanism is an EEPROM adaptation which uses "Fowler-Nordheim"<sup>1</sup> tunneling. A high electric field across the lower gate oxide pulls electrons off the floating gate. The erase mode routes the same external voltage used for programming to the source of the memory cell, while the gate is grounded and the drain is left disconnected. (Figure 3.)

## MEMORY ARRAY CONSIDERATIONS

The ETOX II flash memory cells have the same array configuration as standard EPROM, thereby matching EPROM in density. Also, identical peripheral circuitry for normal access achieves the same read performance as the Intel CHMOS III-E EPROMs.

Intel flash memory's programming circuitry is also identical to Intel's EPROM designs. Row decoders drive the selected wordline to high voltage, while input data combined with column decoders determine the number of bitlines that are gated to high voltage. This provides the same byte programmability as an EPROM. Intel Flash Memories offer the efficient Quick-Pulse Programming algorithm that is featured on advanced EPROMs.

Array erase is unique to flash memory technology. Unlike conventional EEPROMs, which use a select transistor for individual byte erase control, flash memories achieve much higher density with single transistor cells. Therefore, the erase mode supplies high voltage to the sources of every cell simultaneously, performing a full array erasure. A programming operation must be performed before every erase to equalize the amount of charge on each cell. Then Intel's Quick-Erase algorithm intelligently erases the array down to the appropriate minimum threshold level required to read all "ones" data. This procedure ensures a tight distribution of erased cell thresholds throughout the array.

## ETOX II FLASH MEMORY RELIABILITY

The reliability of Intel's CHMOS ETOX II flash memory process is equivalent to its sister EPROM technology. The ETOX II and EPROM processes share the same data retention characteristics. Qualification data shows that 1 Megabit flash memories produced on the ETOX II process provide 100,000 program and erase cycles with no cycling failures due to oxide stress or breakdown. This extended cycling capability is attributed to improvements in tunnel oxide processing and advantages inherent in the ETOX II cell approach.

<sup>1</sup>M. Lenzlinger, E.H. Snow, "Fowler-Nordheim Tunneling into Thermally Grown SiO<sub>2</sub>," Journal of Applied Physics, Vol. 40 (1969), p. 278.

\*Intel's ETOX II flash memory process has patents pending.

\*\*CHMOS is a patented process of Intel Corporation.

## SUMMARY

ETOX II flash memory technology is the optimal combination of EPROM and EEPROM technologies. Intel's ETOX II flash memory process offers extended cycling capability with the density and manufacturability of EPROMs. From an application standpoint, flash memory technology provides the capability to improve overall system quality throughout the product

development and manufacturing stages. Also, flash memory density is ideally suited for applications requiring version updates of entire programs which, in turn, suit the "flash" characteristics of erasing the entire array at once. In addition, individual byte programming allows for data acquisition. Flash memory devices produce on the ETOX II process provide a high density, low cost solution to many system memory storage requirements which were previously unavailable.

Table I

	EPROM	ETOX II Flash Memory	EEPROM
Normalized Cell Size	1.0	1.2-1.3	3.0
Programming: Mechanism	Hot Electron Injection	Hot Electron Injection	Tunneling
Resolution Typ. Time	Byte < 100 $\mu$ s	Byte < 10 $\mu$ s	Byte 5 ms
Erase: Mechanism	UV Light	Tunneling	Tunneling
Resolution Typ. Time	Bulk Array 20 Min.	Bulk Array < 1 Sec.	Byte 5 ms




Figure 1. ETOX II Flash Memory Cell Layout (Top View)




Figure 2. ETOX II Flash Memory Cell during Programming (Side View)








Figure 3. ETOX II Flash Memory Cell during Erase (Side View)

PHOTO 1




ETOX II Cell  
(50,000 x Magnification)




CHMOS III-E EPROM Cell  
(50,000 x Magnification)

# ENGINEERING REPORT



## ETOX™ III Flash Memory Technology



ALAN BUCHECKER  
MARK NEWMAN  
MEMORY COMPONENTS DIVISION

September 1993

Order Number: 294012-002

<b>CONTENTS</b>	<b>PAGE</b>
<b>INTRODUCTION</b> .....	9-8
<b>ETOX™ III FLASH MEMORY CELL</b> .....	9-8
Cell Processing .....	9-9
Byte Write .....	9-9
Block Erase .....	9-10
<b>ETOX III PROCESS CHARACTERISTICS</b> .....	9-10
Write/Erase Performance with Voltage and Temperature .....	9-10
Write/Erase Cycling .....	9-11
Process Variation .....	9-12
Electrical Testing .....	9-12

<b>CONTENTS</b>	<b>PAGE</b>
<b>ETOX III MEMORY ARRAY CONSIDERATIONS</b> .....	9-12
28F008SA Array Architecture .....	9-12
28F008SA Byte-Write Operation .....	9-12
28F008SA Block-Erase Operation .....	9-12
28F008SA Cell Voltage Threshold .....	9-12
<b>FLASH VS. OTHER SEMICONDUCTOR MEMORY TECHNOLOGIES</b> .....	9-13
SRAM and DRAM .....	9-15
EPROM .....	9-16
EEPROM .....	9-16
NAND .....	9-17
<b>SUMMARY</b> .....	9-17
<b>OTHER REFERENCES</b> .....	9-17
<b>APPENDIX A</b> .....	9-18

## INTRODUCTION

Intel's ETOX™ III (EPROM tunnel oxide) flash memory technology builds on previous flash and EPROM processes spanning over two decades of manufacturing experience. This third-generation process produces devices based on 0.8  $\mu\text{m}$  photolithography. Intel's Flash Memories combine EPROM programming with EEPROM-like in-system electrical erasure. This functionality, experience and technology yield a versatile non-volatile memory that is highly reliable and cost effective.

ETOX III cell integrity enables applications requiring 100,000 write/erase cycles. New designs incorporate array blocking schemes and on-chip automation of write and erase to simplify customer designs and software interface. These features combine with existing Intel Flash Memory technology to produce a device that can be termed a block-alterable non-volatile RAM. Access time ( $t_{\text{ACC}}$ ) and die size decrease via this smaller photolithography, making new Intel Flash Memories competitive with DRAM in read speed and cost.

This report describes the fundamentals of Intel's ETOX III flash memory cell. It provides insight into device reliability and performance enhancements based on ETOX III advances, and compares other semiconductor memory technologies.

The Intel 28F008SA 8-Mbit flash memory is the first ETOX III product offering. This report references the 28F008SA to explain device-level concepts, and ends by highlighting important flash memory application trends.

## ETOX III FLASH MEMORY CELL

ETOX III is a 0.8  $\mu\text{m}$  double-polysilicon N-well and P-well CMOS process. This lithographic advance improves memory cell/array compaction more than two-fold over its predecessor, the 1.0  $\mu\text{m}$  ETOX II process. ETOX III-aided compaction allows for a 4x product density growth given current packaging constraints.

Second-generation device architecture (see Appendix A) and 0.8  $\mu\text{m}$  geometries increase byte-write and read access performance by 2x over ETOX II products. Double-metal technology enhances these improvements by aiding die size compaction, and wordline strapping. EPI wafer processing, which reduces latch-up, also factors into this performance boost by shrinking transistor layout.



## Cell Processing

Intel's single-transistor Flash Memory cell stores charge on a floating polysilicon gate. Dimensions of  $2.5\ \mu\text{m}$  by  $2.9\ \mu\text{m}$  make an ETOX III cell measuring  $7.25\ \mu\text{m}^2$ . Cell layout locates the polysilicon control gate above the floating gate (Figure 1). Tungsten silicide, deposited on the control gate, reduces wordline resistance. Two dielectrics isolate metal-1 from the control gate.

Inter-poly dielectrics of oxide and nitride isolate the floating gate from the control gate. A very thin tunnel oxide ( $\sim 100\text{\AA}$ ) separates the floating gate from its silicon interface. Both the floating and control gates have additional isolation between them and their respective source/drain regions. A deeper source diffusion prevents breakdown during erase operations. In the array metal-2 straps the wordline to enhance access times. As with ETOX I and ETOX II, metal-1 carries bitline data to the sense amps and routes voltages to cell sources.





Figure 1. ETOX III Flash Memory Cell (Side View)

## Byte Write

Writing data to an addressed byte transitions selected cells from the "1" (erased or no charge) state to the "0" (charged) state. This involves a programming mechanism called channel hot-electron injection. When programming (Figure 2), a cell's control gate (wordline) connects to the external programming supply voltage ( $V_{pp}$  at 12V). The drain (bitline) sees an intermediate level ( $\sim V_{pp}/2$ ), while the source is at ground.  $V_{pp}$  on the control gate capacitively couples to the floating gate through the intervening dielectric. This coupling raises the floating gate to a programming voltage, inverting the channel underneath.

The channel electrons now have a higher drift velocity, with resulting increased kinetic energy. Collisions between these electrons and substrate atoms heat the silicon lattice. At the programming bias voltage, the electrons cannot transfer their kinetic energy to the atoms fast enough to maintain a thermal balance. They become "hotter," and many scatter toward the tunnel oxide. These electrons overcome the 3.1eV (electron voltage) tunnel oxide barrier and accumulate onto the floating gate.




**Figure 2. ETOX III Flash Memory Cell during Programming (Side View)**

The electrons stored on the floating gate raise the turn-on voltage threshold ( $V_t$ ) of that cell. During device read operations this transistor remains in the off state. A "0" results at the output because the "off" cell does not pass current, causing the bitline to electrically stay at/pull-up to the  $V_{CC}$  read voltage.

The internal programming pulse on ETOX III is 4  $\mu$ s (excluding WSM overhead), reduced from 10  $\mu$ s on ETOX II devices. This optimized pulse width yields faster byte-write times and greater cycling reliability. Like previous ETOX products, the automated WSM allows for the occasional byte requiring more than one pulse.

### Block Erase

During erasure, electrons are pulled off selected memory cells simultaneously. The erase process ("Fowler-Nordheim" tunneling) starts by routing  $V_{PP}$  to the source, ground to the select gate, and floats the drain (Figure 3).



**Figure 3. ETOX III Flash Memory Cell during Erase (Side View)**

While biased in this fashion, electrons tunnel off the floating gate. They pass through the thin oxide to the source, lowering that cell's  $V_t$ . During a read operation, the resulting "1" at the output corresponds to an "on" cell discharging its bitline through the grounded source.

Erase automation sets the internal  $V_{PP}$  pulse to 10 ms. The WSM provides sufficient 10 ms pulses, and automatically verifies all memory cells in a given block. This optimized pulse width enhances block-erase time and cycling endurance.

### ETOX III PROCESS CHARACTERISTICS

Intel leverages over two decades of EPROM/flash technology and manufacturing experience to produce reliable memory products. Refined processing techniques inherent to new Intel memory technologies and continuous improvements in process control ensure tunnel oxide quality. A scaled substrate EPI thickness reduces product latch-up. Double-metal technology requires improved planarization processing, which in turn enhances moisture performance. Additionally, decreases in defect density show lasting cell integrity in cycling and data retention.

### Write/Erase Performance with Voltage and Temperature

Voltage affects byte-write and block-erase performance. Maximum  $V_{PP}$  improves byte-write and block-erase times. Figure 4 shows little difference in block-write time versus  $V_{PP}$ , but visible differences in block-erase performance. A secondary and negligible effect results from the operating supply voltage ( $V_{CC}$ ). Byte-write and block-erase times are guaranteed to specification across minimum and maximum voltage levels.

Temperature also affects byte-write and block-erase performance. Low temperatures cause block-erase times to increase and byte-write times to improve (Figure 4). When cold, the breakdown voltage at the source lowers, clamping the external voltage applied for block erase. This nets a lower potential between the source and gate, slowing the tunneling process. Increased erase time results from the WSM providing extra pulses. Although electron mobility decreases at hotter temperatures, typical cells still require only one programming pulse.

## Write/Erase Cycling

Intel designs extended cycling capability into its ETOX III products. For example, the 28F008SA is designed for 100,000 write/erase cycles on each of its sixteen 64-Kbyte blocks. Low electric fields, advanced low-defect oxides, and minimal oxide area per cell combine to greatly reduce oxide stress and the probability of failure.

From a performance perspective, an intrinsic mechanism occurs in long-term cycling that cause byte-write and block-erase times to increase (Figure 5), but still conform to specification. Specifically, hot electrons from programming trap in the tunnel oxide near the drain junction. This creates a negatively-charged barrier, slowing hot-electron injection. Similarly, erase times increase due to charge trapping near the source junction, making tunneling less efficient. The robustness of ETOX III minimizes these effects. Write and erase times remain consistent over the first 10,000 cycles, and typically double as the device nears 100,000 cycles.




Figure 4. 28F008SA Block Write and Erase Times vs Temperature and V<sub>pp</sub>




Figure 5. Write and Erase Times vs Cycling

## Process Variation

Intel's process control of ETOX III critical cell dimensions keep write and erase electrical characteristics on target with little variance. This capability produces devices with consistent byte-write/block-erase times making product performance predictable.

Over the processes lifetime, internal cell dimensions may exhibit some small variance. The primary process variable affecting erase is tunnel oxide thickness. Channel length ( $L_{eff}$ ) has the largest impact on programming. Outgoing product testing ensures performance to specification regardless of these minor variances.

## Electrical Testing

Electrical testing provides added value to Intel Flash Memory products. This elaborate testing gives insight to device characteristics and ensures product longevity. Moreover, flash reliability qualifications assure product performance and long-term durability.

Electrical erase at wafer and package test allow high confidence of detecting oxide defects. This electrical testing also ensures that outgoing products perform to specified temperature extremes. Optimization of ETOX III process and designs, developed from previous ETOX generations and continuous data collection, yield a very manufacturable and cost-effective technology.

## ETOX III FLASH MEMORY ARRAY CONSIDERATIONS

Intel Flash Memory architecture has evolved from bulk arrays (full-chip electrical erase), to array segmentation referred to as blocking. Blocking divides the device memory array into smaller sections that function as individually-erasable units.

## 28F008SA Array Architecture

Figure 6 illustrates the 28F008SA. Sixteen equal 64-Kbyte blocks make up this 8,388,608-bit memory array. Each block consists of 512 columns by 1024 rows. Columns in each block are further subdivided into eight input/outputs, each containing 64 columns. Typical block-erase and block-write times for this device are 1.6 and 0.6 seconds. Typical byte-write time, including WSM overhead, is 9  $\mu$ s.

## 28F008SA Byte-Write Operation

During byte write, column address decoding determines which eight bitlines of a target block connect to the intermediate programming voltage ( $\sim V_{pp}/2$ ). Row decoding determines wordline drive to  $V_{pp}$ . For example, writing a byte of data in block 0 sets that one wordline to  $V_{pp}$ . Address selection sets all other wordlines in the array to ground. Array decoding/layout and cell durability assure device performance and reliability, and long-term data retention.

## 28F008SA Block-Erase Operation

Erasing a block involves simultaneous erasure of all bits in that block. For example, erasing block 0 sets all block 0 sources to  $V_{pp}$  and all block 0 wordlines to ground. Address decoding drives all other wordlines, bitlines and sources in the array to ground. This eliminates the possibility of corruption to data stored in non-selected blocks.

## 28F008SA Cell Voltage Threshold

Efficient blocking layout and optimized decoding result in smaller die size. Blocking tightens program and erase  $V_t$ s by dividing process variation into smaller regions. The internal WSM algorithms and their associated program/erase and verify circuits also keep  $V_t$  variations to a minimum. This design for manufacturing approach increases product stability.




Figure 6. Intel 28F008SA Memory Array Layout



# FLASH VS. OTHER SEMICONDUCTOR MEMORY TECHNOLOGIES

Intel's scaling advances in flash memory manufacturing and design provide optimal cell/array compaction. In roughly twenty years, Intel non-volatile memory densi-

ty has gone from 2,048 bits to 8,388,608 bits, a 4096x increase. Figure 7 compares other memory types to show relative density progression. The fast ramp in ETOX flash memory density results from its similarity to EPROM.




Figure 7. Memory Evolution

Figure 8 illustrates the relationship between cell sizes of different memory types and minimum geometries. As dimensions scale, certain memory types become cellsize limited (i.e. some components cannot shrink pro-

portionally). The memory cost per bit learning curve shows flash in a strong position. This curve, shown in Figure 9, reflects how Intel's experience reduces cost for increased memory density.




Figure 8. Memory Cell Size Trends




Figure 9. Memory Cost/Bit Learning Curves

Since the late 1980s, a new memory sub-system has arrived on the market, offering an alternative to high-density file system media. Intel's Series 2 Flash Memory Cards take advantage of the 28F008SA and its second-generation architecture to provide card densities of

up to 20 Mbytes and new functionality. This relatively new technology offers a solid-state file system (Figure 10) that will double in density with new ETOX generations.




Figure 10. ETOX Component and Memory Card Density Over Time




Figure 11. Six-Transistor SRAM Cell Schematic

## SRAM and DRAM

SRAM and DRAM have fast read/write speeds. Both are volatile memories requiring continuous power to retain data. Standard SRAMs (Figure 11) require four to six transistors for each flip-flop cell. This greatly reduces memory capacity per unit area, raising product cost for a given density.

DRAM requires constant refresh of the capacitor-like storage mechanism (Figures 12 and 13) due to leakage

currents and read operations. Charge storage requirements limit size reduction of the capacitor, which in turn limits memory array compaction. With smaller geometries, DRAM cell structures are more complex, requiring more process manufacturing steps.




Figure 12. Stacked DRAM Cell (Side View)




Figure 13. Trenched DRAM Cell (Side View)

Most DRAMs require a read parity bit for two reasons. First, alpha particle strikes can disturb cells by ionizing radiation, resulting in lost data. Second, when reading DRAM, the cell's storage mechanism capacitively shares its charge with the bitline through a select transistor. This creates a small voltage differential to be sensed during read access. This low voltage differential can also be influenced by nearby bitline voltages and device noise.

ETOX III floating-gate technology electrically isolates the substrate from the charge storage mechanism. Unlike DRAM, floating-gate charge determines cell  $V_t$ s, which in turn controls bitline voltages. This allows flash memory read sensing to easily detect cell  $V_t$ s. A current swing of 70  $\mu$ A, from strong cell  $V_t$ s, make bitline voltage transitions a key factor to fast read speeds.

Most DRAMs require high active power consumption. Charge storage requirements and read signal strength constrain DRAM cell compaction. Low-power ETOX III flash memory has a simple single-transistor cell with only minor scaling limitations through the year 2000. This results in a mainstream memory that does not need power to retain data.

## EPROM

Intel's EPROM and Flash Memory cells share a common stacked-gate profile (Figure 14), with two basic differences relating to their respective erase mechanisms. EPROM requires ultraviolet light to erase; flash erases electrically. For this reason, flash has a thinner cell oxide to allow Fowler-Nordheim tunneling, and a deeper source junction to prevent breakdown during erase.




Figure 14. EPROM Cell (Side View)

EPROM technologies that migrate toward smaller geometries make floating-gate discharge (erase) via UV exposure increasingly difficult. One problem is that the width of metal bitlines cannot reduce proportionally with advancing process technologies. EPROM metal width requirements limit bitline spacing, thus reducing the amount of high-energy photons that reach charged cells. EPROM products built on submicron technologies will face longer UV exposure times.

Intel's ETOX III technology employs double-metal processing to strap wordlines in metal for improved read performance. This advance is not likely to appear on EPROM because it would block even more UV light. Since flash memory electrically erases, it eliminates these concerns. Moreover, flash electrical erasure eliminates the UV window and its associated cost, and allows for the most advanced and innovative plastic surface-mount packaging solutions.

## EEPROM

Conventional two-transistor EEPROM cells (Figures 15 and 16) limit layout density. This is primarily due to the second transistor (bit select) and associated decoding required for single byte program and erase capability. Technology design requirements make EEPROM cells, like triple poly, significantly larger than flash. Typical EEPROM technologies are more complex, making wafer manufacturing difficult and expensive.




Figure 15. Flotax EEPROM Cell (Side View)




Figure 16. Triple Poly EEPROM Cell (Side View)

Because of their traditional application, EEPROMs use a very high internal voltage (17V to 30V) to achieve fast program and erase times. These high voltages and resulting electric fields cause cell oxides to breakdown, shortening cycling life and degrading cell thresholds. Additionally, this high voltage stresses periphery transistors. Intel's Flash Memories are more akin to EPROM; both use a significantly lower voltage around 12V.



## NAND

Futuristic types of EEPROM (Figure 17) that have shifted from highly-manufacturable NOR-gate architectures, appear to provide ETOX-like density on a per cell basis and potential use in similar applications. A closer examination reveals internal positive and negative charge pumping. When applied across a memory cell, the dual charge pumps net a high voltage that cause oxide stress. These stacked-gate cells program and erase via tunneling. They program from the substrate to the floating gate, and erase in the reverse bias.




Figure 17. Eight Cell NAND Configuration

Layout of the NAND array groups eight cells as a set, each set requires two select transistors to control bitline access. Due to this NAND configuration, the read path goes through other cells making access slow. Increased read speed requires an internal SRAM page buffer,

however the first read always remains slow. Fast write times require a page buffer for full wordline programming. Several wordlines erase at once, setting the block size. Product scaling becomes limited from high-voltage requirements on periphery transistors and isolation technology. Compared to EEPROM, the NAND approach improves array compaction at the expense of more complex decoding and periphery circuitry.

## SUMMARY

Intel's technology advances result in products that are more efficient, more reliable, less expensive and higher performance. Submicron geometries and double-metal technology allow considerable memory array compaction, providing increased read and byte-write performance. Design compaction also improves with EPI wafers that reduce latch-up, allowing closer transistor layout. Strong cycling endurance results from the quality of the thin low-defect tunnel oxide, and the electrical characteristics of internal program and erase operations. Cycling, voltage and temperature exhibit only a small influence on byte-write and block-erase speeds. Products built on Intel's CMOS ETOX III flash memory technology require minimal power consumption during writes, erasure, read, and low-power sleep or standby modes.

Intel Flash Memory products designed on ETOX III will satisfy many different applications. The Thin Small-Outline Package (TSOP) provides customers with high memory density in the smallest footprint. Some applications for ETOX III flash products include memory cards, solid-state drives, non-volatile operating systems, high-performance system storage, data acquisition, and application and embedded code storage. The solid-state nature of flash results in improved ruggedness over mechanical rotating media. With blocking, applications can perform background erase to optimize system performance. Today, Intel's technological advances in flash memory are driving cost to parity with DRAM. This steep decline in the price learning curve enables new classes of systems and system architectures.

## OTHER REFERENCES

Related documents of interest to readers of this engineering report:

28F008SA Data Sheet (Order No. 290429)

Series 2 Memory Card Data Sheet (Order No. 290434)

ER-27: The Intel 28F008SA Flash Memory (Order No. 294011)

## APPENDIX A


First-generation flash devices, like the 28F020, use externally-controlled algorithms for byte write and bulk erase. These algorithms require that customer software control:

- Cell pulse widths, and pulse repetition where required.
- Erase preconditioning (i.e. pre-programming all cells before erase).
- Timeout delays to allow cell voltages to transition from program or erase levels to read verify levels.
- Read compare operations to determine success.

Second-generation architectures, like that on the 28F008SA, contain an internal Write State Machine (WSM) to simplify software development. This WSM provides internal control of all of these first-generation

requirements, as well as reporting on activity progress/success through the internal Status Register. A dedicated output on the 28F008SA allows immediate hardware signaling of WSM activity status. The Command User Interface (CUI) provides customer control.

The other major architectural feature of second-generation devices is array segmentation, also referred to as "blocking". First-generation products erase in bulk. This means that all cells in the array erase simultaneously. Second-generation "sectored" architectures divide the array into separately-erasable block segments. This provides logical segmentation of customer code, and allows reads of other device blocks while one is erasing (i.e. via the erase-suspend/resume commands).



Layout of the NAND array groups eight cells as a set. Each set requires two select transistors to control bitline access. Due to the NAND configuration, the read path goes through eight cells making access slow. Increased read speed requires an internal SRAM page buffer.



**ER-33**

## **ENGINEERING REPORT**

# **ETOX™ IV Flash Memory Technology: Insight to Intel's Fourth Generation Process Innovation**

**ALAN K. BUCHECKER  
ALEXANDER C. MITCHELL, III  
MEMORY COMPONENTS DIVISION  
INTEL CORPORATION**

September 1993

**9**

Order Number: 294016-001

# ETOX™ IV Flash Memory Technology: Insight to Intel's Fourth Generation Process Innovation

<b>CONTENTS</b>	<b>PAGE</b>
<b>INTRODUCTION</b> .....	9-21
<b>ETOX™ IV FLASH MEMORY CELL</b> .....	9-21
Cell Processing .....	9-22
Data Write .....	9-23
Erase .....	9-28
<b>ETOX IV PROCESS CHARACTERISTICS</b> .....	9-31
Write/Erase Performance with Voltage and Temperature .....	9-31
Write/Erase Cycling .....	9-33
Process Variation .....	9-36
Electrical Testing .....	9-38
<b>ETOX IV PROCESS-RELATED IMPROVEMENTS</b> .....	9-39
History and Evolution .....	9-39
Cell/Array Compaction .....	9-41
Enhanced Contact Technology .....	9-41
Improved Cell/Array Uniformity .....	9-42
Write/Erase Performance .....	9-42
Cycling Performance .....	9-42
Read Access .....	9-43

<b>CONTENTS</b>	<b>PAGE</b>
<b>FLASH VS. OTHER SEMICONDUCTOR MEMORY TECHNOLOGIES</b> .....	9-44
SRAM and DRAM .....	9-47
EPROM .....	9-48
EEPROM .....	9-49
<b>PROCESS/DESIGN TRADEOFFS TO ACHIEVE THE PERFECT FLASH MEMORY</b> .....	9-49
NOR Flash .....	9-50
ETOX Flash .....	9-50
Negative Gate-Bias Erase (NGE) .....	9-51
NAND Flash .....	9-52
Triple-Poly Flash .....	9-53
<b>SUMMARY</b> .....	9-55
<b>OTHER REFERENCES</b> .....	9-55



## INTRODUCTION

Intel's ETOX™ IV (EPROM with Tunnel Oxide) NOR-based Flash Memory technology builds on three previous generations of ETOX process learning, while also leveraging decades of stacked-gate memory cell manufacturing experience dating back to the development of the first EPROM in 1971. This fourth-generation ETOX process yields devices based on 0.6-μm minimum-design-rule geometries.

Intel's ETOX Flash Memories combine state-of-the-art EPROM programming methodology with EEPROM-like in-system electrical erasure. Sectoring of the large memory array into smaller independent-erase blocks, coupled with on-chip automation of their write and erase algorithms, enables a flash product that can be termed a Block-Alterable Non-volatile Random-Access Memory (BANRAM). This functionality, combined with Intel's accumulated years of manufacturing experience, electrical-test and temperature-stress data collection, and advanced design/architectural technology innovation, yields a very manufacturable and versatile non-volatile memory that is highly reliable, extremely stable and cost effective.

Intel considered all aspects of product technology and usage, and balanced the associated tradeoffs of cell size, array architecture and system design to generate a very robust and well-rounded flash memory approach. ETOX IV cell integrity produces devices with 100,000-cycle minimum write/erase endurance per block (1,000,000 cycles are obtainable with proper software control techniques). Write/erase times and die size decrease via ETOX IV's finer photolithography, allowing Intel Flash Memories to gain on DRAM in-system performance and cost-per-megabyte advances. Manufacture on 8" wafer technology significantly increases the number of die per wafer vs. 6" fabrication. This capacity demands investment in new capital equipment, but in the end bears yet another path to reduce product cost.

This report describes the fundamentals of Intel's ETOX IV Flash Memory cell. It provides insight to device operating characteristics and reliability with focus on ETOX IV-related performance enhancements, and compares other semiconductor and flash memory technologies. The 28F016SA 16-Mbit FlashFile™ Memory is Intel's second ETOX IV product offering. This report references the 28F016SA to explain device-level concepts and ends by highlighting important flash memory application trends.

More information on the 28F016SA can be found in the following documents:

- 28F016SA Data Sheet
- 28F032SA Data Sheet
- 28F016SA User's Manual
- ER-31: the Intel 28F016SA FlashFile Memory—Architecture and Characterization Summary (Available Q1'94)
- AP-375: Upgrade Considerations from the 28F008SA to the 28F016SA
- AP-377: the 28F016SA Software Drivers
- AP-378: System Optimization using the Enhanced Features of the 28F016SA

## ETOX IV FLASH MEMORY CELL

ETOX IV is a 0.6 μm, double-metal, double-polysilicon, N-well and P-well CMOS manufacturing process. Its lithographic advance improves memory cell and array compaction more than two-fold over its predecessor, the 0.8 μm ETOX III process.

Such a significant level of compaction greatly lessens the economic impact associated to incorporate additional logic. Consequently, advanced circuits can be cost-effectively implemented to provide the system designer with enhanced product flexibility and operating characteristics, and new modes of user functionality. Additionally, ETOX IV compaction allows for a 4x density growth path given current packaging constraints (i.e., the leadframe of the 14-mm-long x

20-mm-wide x 1.0-mm-thick 56-ld Thin Small-Outline Package).

Data-Write performance dramatically improves via 0.6- $\mu\text{m}$  geometric scaling advances. Raw cell programming time decreases to 2.5  $\mu\text{s}$ , nearly halving the 4  $\mu\text{s}$  pulsewidth of ETOX III products, and a 4x reduction from 10  $\mu\text{s}$  on 1.0- $\mu\text{m}$  ETOX II products.

Erase performance also improves. 28F016SA Block Erase (64-KB block size) is typically 800 ms. This duration is 50% faster than the ETOX III 28F008SA, with identical block size. From the process perspective, erase timing gains come from the aforementioned boost to cell programming performance (during Block-Erase pre-conditioning) and a higher degree of cell and array uniformity. Streamlining and enhancement of the internal state machine's algorithm and support circuitry contribute design improvements that speed up erase.

## Cell Processing

Intel's single-transistor 0.6- $\mu\text{m}$  ETOX IV Flash Memory cell, with dimensions of 1.8  $\mu\text{m}$  x 2.0  $\mu\text{m}$ , measures a mere 3.6  $\mu\text{m}^2$ . Figure 1 shows a photomicrograph cross section of this cell.

A floating polysilicon gate (poly-1) provides the charge storage mechanism used on both ETOX flash and EPROM technologies. This component is depicted at the center of the photomicrograph. Intel's ultra-pure thin-oxide formation technology produces a low-defect tunnel oxide (~100Å) which separates the floating gate from its silicon interface.

Cell construction locates a poly-2 control gate directly above the floating gate. Inter-poly dielectrics isolate the floating gate from the control gate. Both the floating and control gates have additional isolation between them and their respective source/drain regions (side or spacer oxide). Tungsten silicide, deposited on the control gate, reduces wordline resistance. A dielectric layer isolates metal-1 from the control gate.




Figure 1. Photomicrograph of ETOX IV Flash Memory Cell (Side View)

A graded source diffusion improves erase efficiency. This grading is achieved via a phosphorous implant incorporated into the source junction. The deeper implant also improves reliability by preventing source/oxide junction breakdown during erase.

As with ETOX I, II and III, metal-1 carries bitline data to the sense amplifiers and routes voltages to cell sources. Throughout the array, metal-2, which was first used on ETOX III, straps the wordline to reduce its resistance. This technique enhances device read ( $t_{ACC}$ ) performance and the routing of signals and voltages during program and erase operations.

Double-metal technology also aids  $t_{ACC}$  improvements via its role in compacting the array. EPI wafer processing, which practically eliminates latch-up, also helps read-access timings by allowing tighter transistor layout.

In addition to smaller geometries, ETOX IV offers several other major advancements to this process generation via new manufacturing and contacting capabilities. These advancements tighten cell dimensions and improve step coverage.

New processing steps maintain very strict manufacturing adherence to tight cell dimensional tolerances. Cumulatively, these individual adherences translate into a more uniform array. Tighter dimensioning at the cell level enhances individual source-to-floating-gate coupling consistency, and therefore erase efficiency. Spread

across the full array, this provides greater control of erase-threshold distribution.


New technologies and materials improve mask layer interconnecting through the narrower contact holes of ETOX IV geometries. This enhanced step coverage reduces fallout at wafer electrical test.

Tighter cell dimensions, improved array uniformity, and superior step coverage in both the array and periphery also contribute toward a higher degree of cell/array compaction and a more planar silicon formation. In combination with erase-threshold control improvements and reduced electrical test fallout, the following device characteristics improve:

- Yields (and thus cost)
- Erase Performance
- Moisture Performance
- Reliability
- Durability
- Stability

## Data Write

Writing data to an addressed memory location transitions selected cells from the "1" (erased or no charge) state to the "0" (charged) state. This involves the EPROM programming mechanism of Channel Hot-Electron (CHE) injection. When programming (Figure 2), a cell's control gate links to the external  $V_{PP}$  supply voltage via wordline connection and row decoding. The drain sees an intermediate level of  $\sim V_{PP}/2$  via bitline connection and column decoding; the source is at ground.



**Figure 2. ETOX IV Flash Memory Cell during Programming (Side View). CHE Injection produces electron migration across the tunnel-oxide barrier; the electrons store on the isolated floating gate, raising this cell's turn-on threshold.**

$V_{PP}$  on the control gate ( $V_{CG} = 12V$ ) capacitively couples to the floating gate through the intervening dielectric. This coupling raises the floating gate to a programming bias voltage, which in turn inverts the p-type channel underneath. After channel inversion (now taking on characteristics of n-type material), the aforementioned intermediate-level voltage is applied to the drain. This drain voltage attracts electrons, the majority charge carrier in n-type material, from the source.

As the drain voltage ramps, channel electrons gain a higher drift velocity with resulting increased kinetic energy. Collisions between them and substrate atoms energize the silicon lattice. At that point, these channel electrons cannot transfer their kinetic energy to the atoms fast enough to maintain a thermal balance. They become "hotter" and many

scatter toward the tunnel oxide. At some point they overcome the 3.1eV (electron voltage) tunnel-oxide barrier and accumulate onto the floating gate.

Electron storage on the floating gate creates a negative potential opposing voltage (e.g., read or margin-verify bias) applied to the control gate. This opposition results in a higher turn-on threshold voltage ( $V_t$ , Figure 3) for that transistor (memory cell). An unprogrammed cell has a turn-on  $V_t < V_{te}$ ; programming increases this threshold to  $> V_{tp}$ . This threshold is guaranteed by an internally-conducted margin-bias read producing a current ( $I_{PMrgn}$ ) that is sensed against a program reference circuit providing a current relationship to  $V_{tp}$  ( $I_{PRef}$ ). See Figures 4 and 5 for detail of the program reference circuit and current.






Figure 3. ETOX IV Program and Erase Thresholds. The upper plot shows  $V_t$  distribution for "0" cells (programmed), the lower plot displays for "1" cells (erased).




Figure 4. 28F016SA Program Verify Scheme. Cell current  $I_{PMrgn}$ , derived by a program margin bias, is sensed against current  $I_{PRef}$  (from Program Reference Circuit). The sensed outputs are then compared to the original data written and stored in a Data Queue Register.




Figure 5. ETOX IV Program, Erase and Read Reference Currents. The reference circuitry, shown in Figures 4, 6, 8 and 9, provides these currents for sensing against cell program and erase verification currents, and read currents during memory access.

During read operations (Figure 6)  $V_{CC}$  (or a boosted voltage for 3.3V operation) is placed on the control gate, the source is grounded and a drain bias is applied. In this mode, a programmed cell conducts little to no current. The bitline (column)

current for this cell is sensed against the current produced by a read reference circuit. If the current in the read reference circuit is greater than that through the programmed cell, a "0" results at the output of the sense amplifier.




Figure 6. ETOX IV Flash Memory Read Scheme (Programmed Cell). The negative charge stored on the poly-1 floating gate (FG) increases this cell's turn-on threshold, thus with  $V_{CC}$  applied to the control gate (CG) its current  $I_{PRead} < I_{RRef}$  (Read Reference Current).

The internal ETOX IV programming pulse is 2.5  $\mu$ s; this optimized pulsewidth yields faster Data-Write performance and greater cycling reliability. The 28F016SA's on-chip write/erase automation circuits, governed by a functional unit called the Write State Machine (WSM), impart an additional 3.5  $\mu$ s of overhead to the programming operation. The combined 6- $\mu$ s duration begins with the last WE# rising edge (WE#-controlled timings) of the command/data bus-cycle string for a Data-Write sequence. This 3.5- $\mu$ s overhead is required to activate WSM support circuits, decode programming voltages onto correct cell locations and run through the flow of the internal algorithm.

Additionally, part of this same overhead is needed for voltages to switch from a programming bias to an elevated read bias in preparation for margin sensing against a program reference current. This margin-sense activity is followed with a comparison to the original data written and held by an input register (see Figure 4 of this report, and the sensing and data comparator sections of the 28F016SA Block Diagram in Data Sheet or ER-31).

Cell current  $I_{PMrgn}$ , which in the case of Data-Write verification is derived from an elevated read bias on that cell, is fed, as well as program reference current  $I_{PRef}$  into a sense amplifier. The output of

multiple sense amplifiers (8 for byte-wide operations, or 16 for word-wide operations) is routed into a data comparator for collation with the original input held by one of the data-in queue registers. The comparator signals the WSM with the outcome of this data-compare operation. Like previous Intel Flash Memory products, the automated WSM allows for the occasional word or byte requiring more than one pulse.

When programming completes, the WSM updates the Ready/Busy# (RY/BY#) bit of the device's internal Status Registers and the dedicated RY/BY# acknowledgement pin. Additional status bits detail success/error information, and the probable reason for failure, if one occurs.

## Erase

Erasure forces all memory cells in selected blocks to the "1" (no charge) state. This action involves an

EEPROM-like erase mechanism called Fowler-Nordheim (F-N) tunneling. During erase,  $V_{pp}$  is routed to all source connections within a single block via the appropriate block source switch (see Figure 10, and its corresponding text in ER-31). All control gates are grounded and the drains for the block to erase are floated (see Figure 7 of this report for individual cell configuration); all other block drains are grounded.

While a cell is biased in this fashion, electrons previously stored on the floating gate now attract towards the source. The electrons tunnel through the thin oxide layer, producing the desired effect of lowering that cell's  $V_t$ . This  $V_t$  is verified  $< V_{te}$  in a method similar to programming operations (see Figure 8 for Erase-Verify diagram); the difference being, erase reference (Figure 5) is adjusted to a current relationship with  $V_{te}$ .




Figure 7. ETOX IV Flash Memory Cell during Erase (Side View). F-N tunneling frees electrons so that they can migrate from floating gate to source. This action returns the cell  $V_t$  level to the unprogrammed state.







Figure 8. 28F016SA Erase Verify Scheme. Cell current  $I_{EMrgn}$ , derived from a erase-margin bias, is sensed against current  $I_{ERef}$  (from Erase Reference Circuit). The sensed outputs are then compared to data FFFFH.



**Figure 9. ETOX IV Flash Memory Read Scheme (Erased Cell).** The absence of floating-gate (FG) charge gives this cell a turn-on threshold similar to a MOSFET. Therefore, with  $V_{CC}$  applied to the control gate (CG), its current  $I_{ERead} > I_{RRef}$  (Read Reference Current).

Without a floating-gate-stored negative potential to overcome, erased-cell thresholds produce a higher current relative to the read reference circuit. During read operations then, a "1" is seen at the output (Figure 9).

Since NOR-type flash memories do not contain the two-transistor storage-and-selection cell structure of EEPROM technology, they cannot erase with word/byte granularity. Instead, flash memories erase in bulk (entire device) or via blocks (sectored portion of array). This means that many cells have their floating-gate charge depleted simultaneously.

To avoid device damage (i.e., over-erase), the internal flash-erase algorithm (or the external customer-controlled algorithm on older products) first pre-conditions the block to be erased (i.e., programs all cells to "0"). After successfully completing this portion of the erase operation, the WSM can then initiate erase pulsing.

The ETOX IV erase pulse is 10 ms; this pulse duration is optimized and balanced for fast Block-Erase time and enduring cyclability. After each pulse attempt, the WSM signals for margined sensing against the erase reference current, and compare to data value FFFFH for all word addresses within the associated block.

An internal address counter controls selection for the array data location to be sensed (see Figure 8 of this report, and the address counter section of the 28F016SA Block Diagram in Data Sheet or ER-31). This counter starts at the last word location within a block, then decrements its pointer through the remaining addresses via increments of one.

The WSM halts this internal margin-sense/data-compare function when a word location does not verify. In this instance, another 10 ms erase pulse is applied. The location last checked is then re-tested, and if successful, address sequencing and verify-testing recommences; if not, another erase pulse is

applied. This testing, re-pulsing and re-testing flow continues until all block memory words confirm erased.

As with programming, the WSM updates Status Register RY/BY# and dedicated hardware RY/BY# indicators at erase completion. Additional register bits provide success/error status, and the probable reason for failure, if one occurs.

## ETOX IV PROCESS CHARACTERISTICS

This section expands on key device performance, stability and reliability characteristics relative to the process, showing influences of voltage and temperature. The following topics are covered:

- Write/Erase Performance with Voltage and Temperature
- Write/Erase Cycling
- Process Variation
- Electrical Testing

### Write/Erase Performance with Voltage and Temperature

Voltage influences Data-Write and Block-Erase performance. Maximum  $V_{PP}$  bias significantly reduces Block-Erase times, while providing only slight improvement to Data Write (i.e., averaged Data-Write times over numerous operations). The effect on erase is more pronounced because Data-Write operations typically require a single programming pulse at nominal  $V_{PP}$ , therefore gains from raising  $V_{PP}$  are not discernible on single Word/Byte Writes. Conversely, reduction in the number of pulses required for Block Erase, when using  $V_{PPMAX}$ , is perceptible.

$V_{CC}$  also influences Data-Write and Block-Erase times. The WSM is designed using clocked logic circuits, with a ring oscillator generating their clock signals. The frequency of a standard ring oscillator varies with processing, temperature and supply

voltage. Improved designs minimize these variations, but some level will always exist. For Data Write,  $V_{CC}$ 's influence on the oscillator's operating frequency imparts the primary effect to these operations (as mentioned above,  $V_{PP}$ 's effects are secondary).  $V_{CC}$  min-max variances, while in 5.0V or 3.3V mode are negligible, but the difference between modes is observable. For Block Erase,  $V_{CC}$ 's influence is secondary, about 1/2 to 1/3 the impact seen by varying  $V_{PP}$  to minimum, nominal and maximum levels. Despite these dependencies, write and erase times are guaranteed to specification across all minimum and maximum voltage corners.

Temperature also affects Data-Write and Block-Erase times. Low temperatures cause a decline in Block-Erase performance, but Data-Write operations improve. When cold, the breakdown voltage at the source lowers, thus clamping the internal Block-Erase voltage. This nets a lower potential between source and gate, slowing the tunneling process. The time increase results from extra WSM pulses.

Cold temperatures enhance Data-Write performance because electron mobility improves. Increased mobility yields a higher rate of electron travel toward the drain producing fewer, but stronger collisions with substrate atoms. These collisions, now more fierce, impart greater kinetic energy to the electrons being freed. This energy gain aids their migration across the isolation barrier of the tunnel-oxide layer, resulting in greater electron accumulation onto the floating gate per unit time. Although electron mobility decreases at hotter temperatures, typical cells still require only one programming pulse.

Figures 10 and 11 depict the voltage and temperature dependencies of 28F016SA Word-Write and Block-Erase times. For Figure 10, it is shown that higher  $V_{CC}$  levels and colder temperatures improve Data-Write performance. Figure 11 reveals maximum  $V_{PP}$  and hot temperature enhances Block-Erase times, as well as high  $V_{CC}$  bias.




Figure 10. 28F016SA Word-Write Time vs. Temperature and  $V_{CC}$ . Word-Write efficiency improves at cold temperature and maximum  $V_{CC}$ .




Figure 11. 28F016SA Block-Erase Time vs. Temperature and  $V_{pp}$ . Block-Erase durations shorten at maximum  $V_{pp}$  and higher temperature.



## Write/Erase Cycling

Cycling is a critical consideration for applications like filing systems using flash-based memory cards or solid-state drives in harsh mobile or industrial computing environments, or a notebook/pad computer DRAM suspend storage array built with flash memory chips on the motherboard. Other parameters, such as read-access timings, write/erase performance, power consumption and data retention follow in order of precedence, and of course, flash solid-state ruggedness is far superior to electro-mechanical rotating media, hence not a concern here.

Intel designs extended cycling capability into its ETOX IV products. As an example, the 28F016SA is specified for a minimum of 100,000 write/erase cycles on each of its thirty-two 64-KB (32-KW) blocks. Furthermore, the 28F016SA can deliver 1,000,000 Block-Erase cycles provided wear-leveling concepts and block-retirement methods are employed.

Wear-leveling concepts, like those contained in Microsoft's Flash File System and the embedded control code for Intel's Flash Drive product, periodically cycle stable data segments to other blocks, ensuring distributed usage. Block retirement is a methodology whereby the system logs cycling count data on all blocks; as each block reaches 1,000,000 cycles, they are tagged for no more erases.

To bring a 1,000,000-cycle specification into perspective, it would take > 10,740 hours to cycle every block on a single 28F016SA device 1,000,000

times, i.e., given blocks were continually erased and rewritten as fast as these operations could be performed. (This assumes byte-wide mode with 225 ns of overhead to initiate each programming operation. No Status Register Read times are included, and only one pulse is assumed for all 2,097,152,000,000 programming sequences. Erase is calculated at the 800-ms typical duration for all 32,000,000 sequences.) Of course this is not realistic usage—typical modulus operandi for file-storage media is 80% reads vs. 20% writes. Also, the average human user does not work 24 hours a day saving data files, just to rewrite them.

Cycling-induced hard failures do not occur until an intrinsic wearout mechanism, caused by electron trapping, becomes so severe that the allotted maximum number of internal WSM program or erase pulses cannot overcome their opposing potential. Low electric fields, advanced low-defect oxides and minimal oxide area per cell combine to greatly reduce oxide stress and prolong the probability of this failure.

From a performance perspective, electron trapping eventually pushes out write and erase times. Within the boundary conditions of the device, these times still conform to specification. Explicitly, hot electrons from programming trap in the tunnel oxide near the drain junction. This creates a negatively-charged barrier slowing CHE injection. Similarly, electrons trap near the source junction because of erase. Their negative potential makes F-N tunneling less efficient. Figures 12 and 13 show the result of these degradations over long-term cycling.






Figure 13. The 28F016SA Block-Erase Time vs. Cycling. As device cycling approaches 100,000 cycles, the block-erase time increases slightly, but hard failures do not occur. This figure will be updated to 1,000,000 cycles in next revision (Order number 28F016-002).



**Figure 12. 28F016SA Word-Write Time vs. Cycling.** Word-Write times remain flat to 100,000 cycles. This figure will be updated to 1,000,000 cycles in next revision (Order number 294016-002).




**Figure 13. 28F016SA Block-Erase Time vs. Cycling.** As device cycling approaches 100,000 iterations, Block-Erase times increase slightly, but hard failures do not occur. This figure will be updated to 1,000,000 cycles in next revision (Order number 294016-002).

Program and erase  $V_t$  distributions are a critical factor in determining device reliability. Since the amount of electron trapping differs from cell to cell, post-program and -erase thresholds spread somewhat with cycling (Figures 14 and 15). The purity of Intel's ETOX IV thin-oxide formation technology, coupled with optimally-short WSM

pulsewidth durations and a smaller oxide area under stress, reduces electron trapping. Reduced trapping behavior prolongs buildup of electrons near the drain and source junctions, keeping threshold distributions tight while extending the livelihood of the tunnel-oxide isolation layer.

To Be Available Next Revision  
(Order No. 294016-002)  
in Q1'94

**Figure 14. 28F016SA Typical Process Data for Program  $V_t$  vs. Cycles. Post Data-Write threshold distribution increases by only a small degree with cycling.**



**Figure 15. 28F016SA Typical Process Data for Erase  $V_t$  vs. Cycles. Erase threshold distribution is affected more by cycling than Data Write, but still remains well within acceptable limits.**

The robustness of ETOX IV minimizes the negative effects of write/erase cycling. Write and erase times remain consistent over the first 10,000 cycles, and typically double as the device nears 100,000 cycles. For programming, this means the likelihood of a second 2.5- $\mu$ s WSM pulse; and for erase, the requirement for double the number of 10-ms pulses.

## Process Variation

Intel's process control of ETOX IV critical cell dimensions keep Data-Write and Block-Erase electrical characteristics on target with little variance. This capability assures manufacture of devices with consistent write/erase performance, making product operation predictable.


Statistical variation, inherent to any process, will cause internal cell dimensions to exhibit some small degree of deviation. The primary process variable affecting erase is tunnel-oxide thickness. Channel length ( $L_{eff}$ ) has the largest impact on programming. Outgoing product testing ensures performance to specification regardless of these minor variances.

Since statistical variation is inherent to any manufacturing process, post-program and -erase  $V_t$ s for flash memory devices will display some normal distribution. The exact time necessary to program or erase a particular cell differs across the array, and from device to device. Because the WSM algorithm uses set program and erase pulsewidths (2.5  $\mu$ s and 10 ms), cells with slow moving  $V_t$ s can lengthen overall Data-Write and Block-Erase durations by requiring additional pulses. These small variances, affecting write and erase times, can be seen in Figures 16 and 17.


In addition to employing program, erase and verify methods designed to reduce cell  $V_t$  variation, ETOX IV devices like the 28F016SA are aided by blocking and new process capabilities.

Blocking tightens program and erase  $V_t$ s by dividing process variation into smaller regions. The 64-KB (32-KW) block size is optimized to balance threshold control and layout efficiency, so that accurate  $V_t$ s can be maintained while keeping die size to a minimum.





**Figure 16. 28F016SA Word-Write Times across Process Variation. Control of ETOX IV process variables via electrical testing and in-line monitors ensures Word-Write conformance to specification.**



**Figure 17. 28F016SA Block-Erase Times across Process Variation. Control of ETOX IV process variables via electrical testing and in-line monitors ensures Block-Erase conformance to specification.**


New process manufacturing steps maintain very strict dimensional compliance to stringent tolerances. Greater dimensional accuracy improves individual cell erase efficiencies, and therefore speed. By proliferating these accuracies across the entire array, all cells erase more efficiently. Additionally, a uniform array structure makes source-to-floating-gate coupling more consistent, thereby providing yet another means to tighten erase  $V_t$  distribution.

The combined benefits of blocking and consistent accurate dimensions greatly enhances erase performance and  $V_t$  distribution. Improved cell erase efficiency, made consistent across entire blocks, lowers the number of WSM-directed pulses required to successfully complete Block-Erase operations. Reduced pulsing requirements provides additional benefit by decreasing the potential for electron trapping, which completes the circle by also aiding to keep erase  $V_t$  distributions narrow.

This design for manufacturing approach provides significant enhancement to product stability and reliability, while also benefiting the customer via lower cost.

## Electrical Testing

Electrical testing gives added value to Intel Flash Memory products. This elaborate testing provides valuable insight to device characteristics and ensures product longevity. Electrical test is performed at both wafer and package levels (Figure 18). All die pass through wafer sort. This testing involves a screen of the array for defects and verifies overall circuit functionality. In so doing, each flash cell on every die is checked for integrity and proper operation. Additionally, a very high level of fault coverage is obtained via exercise of the peripheral logic circuits.



**Figure 18. ETOX IV Electrical Testing Flow.** Electrical test and its associated data collection ensures product integrity and quality meet high levels, while providing valuable information to further enhance process control.

All product shipped proceeds through finished package test prior to mark. This level of tests verifies correct assembly, checks for defects made visible from burn-in stressing and guarantees operation to all timing specifications. The array and peripheral circuits are again checked for correct operation.

Supply and input voltage levels and ambient temperature ( $T_A$ ) are cycled to worst-case minimum and maximum corners during testing to ensure

outgoing product performs to those parameters. Healthy guardbands compensate for tester tolerances and tester-to-tester variations.

In addition to guaranteeing that each part meets specifications, electrical testing serves as a means for continuous data collection. This accrual of information allows for a meaningful and optimized evolution of process and design, contributing toward a very robust, manufacturable and cost-effective technology.

## ETOX IV PROCESS-RELATED IMPROVEMENTS

This section begins with a Historical and Evolutionary preface, and expands on the following areas:

- Cell/Array Compaction
- Enhanced Contact Technology
- Improved Cell/Array Uniformity
- Write/Erase Performance
- Cycling Performance
- Read Access

## History and Evolution

To put the scope of such an advanced flash memory manufacturing process into perspective, it would be helpful to understand the evolutionary and revolutionary steps involved to reach that point. Intel, the world's largest IC supplier, is also the most widely experienced manufacturer of semiconductor technologies. From the memory side, the company leverages a long history in a broad variety of different types and associated processes including: Static, Dynamic, Pseudostatic and Integrated RAMs in Bipolar, MOS (PMOS and NMOS) and CMOS configurations, MOS/CMOS Erasable and Bipolar PROMs, MOS ROMs, Magnetic Bubble Memories, EEPROMs and NVRAMs. Intel invented and commercialized DRAM and EPROM technologies via:

- the 1103, 1024 x 1-bit Dynamic MOS RAM in 1970

ER-33

- the 1702, 256 x 8-bit UV-Erasable MOS PROM in 1971

The 1702, using a charge storage element referred to as a Floating-gate Avalanche-injection MOS (FAMOS) device, gave birth to Intel's EPROM product family. This device had a cell size measuring  $909 \mu\text{m}^2$  via  $10\text{-}\mu\text{m}$  lithography. The upgrade 1702A-2 offered this product's fastest maximum access time of 650 ns via  $+5\text{V} \pm 5\%$  on three  $V_{CC}$  inputs and one  $V_{BB}$  input, and  $-9\text{V} \pm 5\%$  on  $V_{DD}$  and  $V_{GG}$ . The requirements for programming input and supply voltages (with respect to the three  $V_{CC}$  inputs held at 0V) were:

- $V_{BB}$  held at  $+12\text{V} \pm 10\%$
- $V_{DD}$  and PGM pulsed to  $-47\text{V} \pm 1\text{V}$
- $V_{GG}$  pulsed to  $-37.5\text{V} \pm 2.5\text{V}$
- Address input voltages at 0V for logic "1" and  $-44\text{V} \pm 4\text{V}$  for logic "0"
- Data input voltages were 0V (cell remains unchanged) or  $-47\text{V} \pm 1\text{V}$  to program a logic "1" (output high in read mode)

Programming time for this device was very slow relative to today's technology; it required approximately 64 seconds for the tiny 2048-bit array. A large part of this was due to the greater number of input pins requiring transition with longer setup, hold and pulsewidth durations. However, the biggest factor affecting throughput was that the programmer had to scan through all addresses in ascending binary sequence 32 times (i.e., a data location could not be pulsed 32 times before moving up to next byte).

Since those early days, substantial advances have been made in the manufacturing process and architectural design resulting from a strong commitment to continuous test data collection and process monitoring, capital expenditure to maintain equipment and facilities on the forefront of leading-edge capabilities, and extensive R&D spending to lay the groundwork for today's technologies. These advancements made possible Intel's final EPROM development vehicle, the 8,388,608-bit  $0.8\text{-}\mu\text{m}$  27C800 in late 1990. This device, with a cell size of  $6.5 \mu\text{m}^2$ , advanced then current EPROM technology to the state-of-the-art for read access and programming. Advanced array layout design and

### ER-33

improved read path technology enabled an 85 ns maximum  $t_{ACC}$  from a single +5V  $V_{CC}$  requirement. A theoretical array programming time of 6 seconds resulted from a simplified algorithm flow (very simple relative to the 1702 or 2708) with individual byte pulses at 10  $\mu$ s, and address/data setup and hold times in the 400 ns and 1  $\mu$ s range. Voltage requirements (referenced to the GND pin) were:

- $V_{PP}$  at 12V  $\pm 0.25$ V
- $V_{CC}$  at 5.0V  $\pm 10\%$  during programming and 6.25V  $\pm 0.25$ V for margined verification
- Address, data and control inputs at CMOS/TTL-compatible voltages

In retrospect, early EPROMs like the 1702 and 1702A were constructed with p-channel MOS transistors, and had minimum-design-rule geometries of 10  $\mu$ m. The first major technological milestone came about in 1975 when EPROMs transitioned to n-channel devices. Intel's 1024 x 8-bit 2708 dramatically improved device read performance because of the inherent higher speed of n-channel charge carriers (electrons) in silicon.

The 2708, which was manufactured on 6- $\mu$ m technology, required three power supplies for read:

- $V_{CC}$  at +5V  $\pm 5\%$
- $V_{BB}$  at -5V  $\pm 5\%$
- $V_{DD}$  at +12V  $\pm 5\%$

Its 2708-1 version was specified at 350 ns maximum  $t_{ACC}$ . Programming for this device, which was specified at 100-seconds typical for all 8 Kbs, allowed use of the same  $V_{IL}/V_{IH}$  TTL-level address/data input signals required during reads. The following additional input voltages (referenced to the GND pin) were required:

- CS#/WE input held at +12V  $\pm 5\%$
- PGM input pulsed to +26V  $\pm 1$ V

The 2716, introduced in 1977, evolved the technology to a single +5V  $\pm 5\%$   $V_{CC}$  supply requirement for read. Access time though, remained at 350-ns maximum for the fastest product offering. The 2716 also incorporated a dedicated programming supply input,  $V_{PP}$ , requiring +25V

$\pm 1$ V, with address and data setup and hold time minimums reduced to 2  $\mu$ s.

It wasn't until 1980 though, when Intel's 2764, the first EPROM manufactured on the company's patented HMOS-E (High-Performance n-channel MOS) technology, that read performance made a large gain by achieving 200 ns. This device incorporated a 159- $\mu$ m<sup>2</sup> cell via 4- $\mu$ m geometries. The next HMOS-E device, a 2732A (stepping of the 2732) reduced cell size to 100.6  $\mu$ m<sup>2</sup> via 3- $\mu$ m geometries.

Since then, HMOS-E progressed to HMOS II-E and HMOS III-E, with dimensions shrinking from 4/3  $\mu$ m to 2.0/1.5  $\mu$ m to 1.2  $\mu$ m. These process evolutions enabled shorter programming pulsewidth durations and address/data setup and hold times, as well as a reduction in the  $V_{PP}$  programming voltage. New algorithm flows could be developed, enhancing production programming throughput. Also, coupled with architectural design advances in array layout, decoding and sense amplifier circuitry, read performance continued to improve to 150 ns.

CMOS circuits, implemented for the periphery of the device, were first used on the 27C64. This was the next major milestone for EPROM technology, as it provided significant reduction to device power consumption. This advancement ushered in Intel's next patented EPROM process—CHMOS II-E (Complementary HMOS), which fostered geometries of 1.5  $\mu$ m and 1.2  $\mu$ m. CHMOS III-E produced a geometric reduction to 1.0  $\mu$ m, and 0.8  $\mu$ m was realized on what would have been CHMOS IV-E if Intel had continued to stay in the EPROM market. It was also becoming very apparent, at this point, that migration toward smaller geometries would make floating-gate discharge (erase) via ultra-violet light exposure increasingly longer and more difficult to achieve.

Intel's first Flash Memory device, the 57F64, was a 8-K x 8 Flash EPROM manufactured on the company's CHMOS II-E process. This device, when introduced in early 1988, leveraged a three-year manufacturing base built on the CHMOS process. It laid the groundwork for the first ETOX I product, the 27F64 flash memory, which was soon followed by the higher-density 27F256, 28F256P1 and 28F256P2 devices.





Intel's 28F256A, 28F512, 28F010, 28F001BX and 28F020 flash memories, which were introduced in 1990 and 1991, are manufactured on the ETOX II process, which itself had knowledge gained from 1.0- $\mu\text{m}$  CHMOS III-E technology. ETOX III devices such as the 28F002BX, 28F200BX, 28F004BX, 28F400BX and 28F008SA, which were introduced in 1992, leveraged the earlier 0.8 $\mu\text{m}$  development work performed on the 27C010A and 27C800. The 28F010, 28F001BX and 28F020 have since transferred to 0.8- $\mu\text{m}$  manufacture.

This long history of experience has allowed Intel to travel further along the semiconductor memory learning curve than any other flash manufacturer in the world. Continuous improvements in process control have culminated in the highest levels of quality, reliability and manufacturability which are inherent to the company's ETOX IV process. The most notable sign of this quality and reliability is in the cleanliness and integrity of the ETOX IV tunnel oxide. All areas of performance for a flash device, such as consistent timings, data retention and cycling durability depend, to a great extent, on the tunnel oxide.

ETOX IV maintains an advanced scaled substrate EPI thickness to practically eliminate product latch-up, and uses double-metal technology to carry bitline data and strap the wordline. These process advancements aid cell/array compaction and enhance device read/write times. Array compaction, in turn also boosts read/write performance. Double-metal technology, first used on ETOX III, requires improved planarization processing. A desirable by-product of improved planarization is enhanced moisture performance.

ETOX III achieved a very high level of planarization through several of its process improvements. The enhanced contact materials and methodologies of ETOX IV aid in making the array structure even more planar. Additionally, tighter cell dimensions proliferated across the entire array enhance planarity by making it more consistent.

Greater structural uniformity and improved step coverage enhance process manufacturability, improve product reliability, and make program and erase threshold distributions and read/write timings

more consistent. Also, ETOX IV's smaller oxide area per cell, coupled with extremely low defect density, provide lasting integrity for cycling and data retention.

## Cell/Array Compaction

Not too many years ago, it was doubtful whether semiconductor minimum dimensions would ever scale below 1.0  $\mu\text{m}$ . Through roughly six years of Intel Flash Memory development, ETOX process geometries have shrunk from 1.2  $\mu\text{m}$  on a device like the 28F256-P1C2 to 0.6  $\mu\text{m}$  on the 28F016SA. This rapid advance in reducing minimum-design-rule geometries not only exhibits superior technical prowess, but also increases cell density per unit area, thus keeping flash memory cost-per-bit learning on track with prior expectations.

The shrinking of minimum dimensions also enables the capacity to cost-effectively incorporate higher levels of logic integration, while maintaining or reducing the periphery-to-array transistor ratio. This logic integration brings the control functions for flash memory operations on the chip. Also, new features can be cost-effectively added into designs (28F016SA as example).

In addition to higher integration, array compaction allows a means for packing dense memory devices into ultra-small packages like 56-ld TSOP (14-mm-long x 20-mm-wide x 1.0-mm-thick Thin Small-Outline Package). This small package gives the versatility to build compact high-density modules and systems like a 40-MB Flash Memory Card with form and fit to PCMCIA 68-pin type-II mechanical specifications.

## Enhanced Contact Technology

Ever-shrinking geometries mandate continuous improvement to existing production methodologies and materials, and development/use of new capabilities. These improvements and developments allow compaction not possible via minimum-design-rule reductions only.

ER-33

continuous improvement, enabling the tighter placement of array cells via metal-1-to-silicon contact hole minimization. Step coverage and contact resistance improve via these advances, enhancing yields, reliability and performance.

### Improved Cell/Array Uniformity

Large flash memory arrays require uniform cell structures to maintain tight program and erase  $V_t$  distributions. Consistent  $V_t$  distributions are critical for reliable device operations, especially Block Erase.

ETOX IV employs new manufacturing techniques that improve cell, and therefore array layout uniformity. In addition to improved threshold distribution, this uniformity provides:

- more consistent read, write and erase timings,
- increased product reliability,
- a higher degree of cell/array compaction,
- a more planar silicon formation,
- and greater manufacturing yields.

### Write/Erase Performance

Data-Write and Block-Erase timings are reduced from previous product generations via the combined effects of geometric scaling, enhanced cell/array dimensional uniformity and optimization of WSM pulses, support circuitry and algorithmic flows. Additionally, new device features like multiple command queuing, a Block-Erase tagging mechanism and fast data-in caching buffers improve write and erase performance at the system level.

An externally-controlled timeout of 100  $\mu$ s programs a byte on the 1.5- $\mu$ m 28F256-170P1C2. An internally-controlled pulsewidth of 2.5  $\mu$ s programs a word or byte on the 28F016SA. 28F016SA erase, which includes WSM pre-erase conditioning of all block bits (64-KB/32-KW block), typically requires 800 ms. A combination of 4-second typical chip-program and 1-second typical chip-erase times is necessary to net the same erase

### Cycling Performance

Cycling durability has made tremendous gains from early first-generation devices, such as the 28F256-170P1C2 with a 100-cycle specification. Current products, such as Intel's ETOX III 28F008SA, are registering above 1,000,000 cycles. Experiments with these units have been conducted to prove their reliability. These parts typically do not produce hard failures, instead they see program and erase timings push out.

ETOX cycling longevity has progressed due to continued improvements in tunnel-oxide quality. As oxide layers become cleaner and more consistent, cycling-induced electron trapping minimizes. Reduced electron trapping helps to keep  $V_t$  distributions tight. Additionally, reduced electron trapping improves program and erase pulsing efficiencies. Improved pulsing efficiency lessens the number of pulses required for a given operation to succeed, which in turn also reduces electron trapping. Since trapping is the primary source of program/erase timing pushout (i.e., more pulses required), higher quality oxides reduce this degradation and extend cycling performance.

Improved source-to-floating-gate coupling consistency via enhanced cell/array uniformity also extends cycling longevity by lowering the number of erase pulses required. Additionally, the Intel ETOX cell, in combination with optimal WSM control, typically requires a very low number of pulse repetitions to achieve a program or erase state (typically one pulse for programming). This also lowers the pulse count, extending cycling livelihood.

Improvements in isolation, both from cell to cell and around the floating gate, have practically eliminated charge retention and data disturb concerns. Contrary to competitor reports, parts with more than 1,000,000 cycles retain data as well as devices with much less cycling.

Intel Flash Memory architecture has evolved by leaps and bounds since its inception. Read access time ( $t_{ACC}$ ) has made significant gains, while maintaining very high levels of noise immunity. The 27F64's fastest speed bin was 150 ns with  $\pm 5\%V_{CC}$ , while the 28F016SA will offer a 5.0V 70/80-ns version with  $\pm 5/10\%V_{CC}$  tolerance and a 3.3V  $\pm 0.3V$  120-ns version.

Double metal, introduced on ETOX III, has been the biggest contributing factor toward improving read access times. This enhancement reduces wordline and bitline resistance, thereby enabling faster cell turn-on and sensing paths during read operations. Continually-improved circuit designs also contribute to shorter read timings. Again, cell and array compaction enables inclusion of new/additional circuitry that enhance read performance, and will also allow future 3.3V parts with access times much faster than their 5.0V predecessors.




Figure 19. Memory Evolution

## FLASH VS. OTHER SEMICONDUCTOR MEMORY TECHNOLOGIES

Intel's scaling advances in flash memory manufacturing and design provide optimal cell/array compaction. In roughly twenty-two years, Intel non-

volatile memory density has grown from 2,048 bits to 16,777,216 bits, a factor of 8192x. Figure 19 compares other memory types to show relative density progression. The fast ramp in ETOX flash memory density results from its similarity to EPROM.




Figure 19. Memory Evolution



Figure 20 illustrates the relationship between cell sizes of different memory types and minimum geometries. As dimensions scale, certain memory types become cell-size limited (i.e., some components cannot shrink proportionally). The memory cost-per-bit learning curve shows flash in a strong position. This curve, shown in Figure 21, reflects how Intel's experience reduces cost for increased memory density.

Since the late 1980's, a new memory sub-system has arrived on the market offering an alternative to high-density file system media. Intel's Series 2+ Flash Memory Cards take advantage of the 28F016SA and its third-generation architecture to provide card densities of up to 40 Mbytes and new functionality. This relatively new technology offers a solid-state file system (Figure 22) that will double in density with new ETOX generations.




Figure 20. Memory Cell Size Trends




Figure 21. Memory Cost/Bit Learning Curves




Figure 20. Memory Cell Size Trends




Figure 22. ETOX Component and Memory Card Density Over Time

## SRAM and DRAM

SRAM and DRAM have fast read/write speeds. Both though, are volatile memories requiring continuous power to retain data. Standard SRAMs (Figure 23) require four to six transistors for each flip-flop cell. This greatly reduces memory capacity per unit area, raising product cost for a given density.

DRAM requires constant refresh of its capacitor-like storage mechanism (Figures 24 and 25) due to leakage currents and read operations. Charge storage requirements limit size reduction of this capacitor, which in turn limits memory array compaction. With smaller geometries, DRAM cell structures become increasingly complex requiring additional and more difficult manufacturing steps.




Figure 23. Six-Transistor SRAM Cell Schematic




Figure 24. Stacked DRAM Cell (Side View)




Figure 25. Trenched DRAM Cell (Side View)

Most DRAMs require read parity. This additional bit is needed for two reasons: First, alpha-particle strikes can disturb cells via ionizing radiation, with resulting loss of data. Second, during reads, only a small voltage differential is available for sensing because the cell's storage mechanism capacitively shares its charge with the bitline through the select transistor. This low voltage differential can also be influenced by nearby bitline voltages and device noise.

Parity bits are not required on floating-gate technology because the substrate is electrically isolated from the charge storage mechanism. Unlike DRAM, floating-gate charge determines cell  $V_t$ s,

which in turn controls bitline voltages. This allows flash memory read sensing to easily detect cell  $V_t$ s.

Most DRAMs require high active power consumption. Charge storage requirements and read signal strength constrain DRAM cell compaction. Low-power ETOX IV flash memory has a simple single-transistor cell with only minor scaling limitations through the year 2000. This results in a mainstream memory that does not need power to retain data.

## EPROM

Intel's prior EPROM technology and Flash Memory cells share a common stacked-gate profile (Figure 26), with two basic differences relating to their respective erase mechanisms. EPROM requires ultraviolet light to erase, flash erases electrically. Electrical erase is possible because flash has a thinner cell oxide to allow F-N tunneling, and a graded source diffusion to improve source-to-floating-gate coupling and prevent breakdown during erase.




Figure 26. EPROM Cell (Side View)

EPROM technologies migrating to smaller geometries will find floating-gate discharge (erase) via UV exposure increasingly difficult. One problem is that metal bitline widths cannot reduce proportionally with process technology advancements. EPROM metal-width requirements



limit bitline compaction in order to maintain low resistance. As such, they reduce the amount of high-energy photons that otherwise would reach charged cells. Additionally, as dimensions scale, airborne (and other) particles that were once insignificant, now become a factor as they also obscure photons. Therefore, EPROMs built on sub-micron technologies will face longer UV exposure times.

Intel's ETOX IV technology employs a second-metal processing step to strap wordlines for improved read performance. This advance is not likely to appear on EPROM because it would block even more UV light. Since flash memory electrically erases, it eliminates these concerns. Moreover, flash electrical erasure eliminates the UV window and its associated cost. This allows ready acceptance of the most advanced and innovative plastic surface-mount packaging solutions.

## EEPROM

Conventional two-transistor EEPROM cells limit layout density. In addition to the main cell shown in these figures (27 and 28), a second transistor works as a bit select. This extra transistor and decoding circuitry are required for single byte program and erase capability. Technology design requirements make EEPROM cell, like triple-poly, significantly larger than flash. Typical EEPROM technologies are more complex, making wafer manufacturing difficult and expensive.

Because of their traditional application, EEPROMs use a very high internal voltage (17V to 30V) to achieve fast program and erase times. These high voltages and resulting electric fields cause cell oxides to breakdown, shortening cycling life and degrading cell thresholds. Additionally, this high voltage stresses periphery transistors. Intel's Flash Memories are more akin to EPROM; both use a significantly lower voltage around 12V.




Figure 27. Flotax EEPROM Cell (Side View)




Figure 28. Triple-Poly EEPROM Cell (Side View)

## PROCESS/DESIGN TRADEOFFS TO ACHIEVE THE PERFECT FLASH MEMORY

There are two main differences in flash memories today. The first is in the structure of how the individual flash cell is built. Examples are Intel's stacked-gate approach and SunDisk's triple-poly flash cell. The second difference is in the architecture of the array. Array layout not only affects the structure and complexity of the chip, but

## ER-33

it also influences the methods used to write, erase and read the device, and the subsequent performance of these operations. This section describes several of today's prominent flash memory technologies, and discusses various characteristics for each.

## NOR Flash

There are several types of NOR flash in development today, most of which use structures similar to Intel's stacked-gate ETOX cell. The defining characteristic of NOR technology is array layout (Figure 29). In this implementation, many flash cells are connected, via their drains, to a common column, or bitline. Many bitlines are grouped to make up individual I/Os. A select line, or wordline, serves as the control gates for a row of flash cells, one on each bitline. This layout allows for many cells, usually a byte or word, to be accessed in parallel, thereby providing for fast random read/write access performance. Different NOR technologies vary mainly in erase methodology.




Figure 29. NOR Flash Array

## ETOX Flash

Intel's ETOX NOR technology uses a High-voltage Source with grounded-gate Erase (HSE) methodology, as described earlier in this report (Figure 7). A paper published by Toshiba Corp. in 1992 entitled, "Comparison of Current Flash EEPROM Erasing Methods: Stability and How to Control", describes Intel's HSE as "the most stable scheme for the control of erasing speed and erased threshold voltage distribution." It also concluded that certain tools are needed for "suppressing the erased- $V_t$  distribution width" in other methods of erase, such as Negative Gate-bias Erase (NGE).

Conventional two-transistor EEPROM cells limit layout density. In addition to the main cell shown in these figures (17 and 18), a second transistor works as a select. This extra transistor and decoding circuitry are required for single byte program and erase capability. Technology design requirements make EEPROM cell like triple-poly, significantly larger than other typical EEPROM technologies. The more complex, making wafer manufacturing difficult and expensive.

Because of their traditional application, EEPROMs use a very high internal voltage (17V to 20V) to achieve fast program and erase times. These high voltages are resulting electric fields cause cell oxides to breakdown, shortening cycling life and degrading cell thresholds. Additionally, this high voltage stresses existing transistors. Intel's Flash Memories are more akin to EPROM, both use a significantly lower voltage around 12V.

## Negative Gate-Bias Erase (NGE)

The method of erasing flash cells via NGE is inherently more complex than Intel's HSE approach. There are two main variations of this scheme. The first is a Negative Gate with positive Source Erase (NGSE) method. NGSE requires a large negative voltage on the cell's control gate while placing an intermediate positive voltage on the source.

Advanced Micro Devices, Inc. uses this approach with voltages as seen in Figure 30. The second is a Negative Gate with positive Channel Erase (NGCE). This practice is being considered by NEC Corp. by placing voltages as seen in Figure 31 on the cell.




Figure 30. NGSE Cell Erase Voltages




Figure 31. NGCE Cell Erase Voltages

Routing negative voltages throughout the device requires a higher degree of isolation in the periphery than needed for HSE devices. Consequently, the peripheral circuitry consumes a larger percentage of total die area. In addition to increased isolation, a triple-well process or large p-channel devices are necessary to switch the negative voltages onto cell gates. An on-chip charge pump must generate this negative voltage. These three requirements increase die size, thus inflating the product's cost.

In general, a more complex manufacturing process is required to produce flash memory devices using NGE. Small statistical variations in manufacturing parameters can cause threshold voltage instability in these devices. Without the use of advanced tools and close process monitoring, this complex process can lead to inherently less reliable and inconsistent flash memory devices.

## NAND Flash

NAND flash memories, such as those produced at Toshiba Corp., use a cell similar to NOR, but with a distinctively different array layout (Figure 32). NOR cells are accessed in parallel, while NAND access is serial. This serial access unfortunately leads to very slow random read timings. Toshiba's 16-Mb NAND has random read timings that are more than two orders of magnitude longer (15  $\mu$ s vs. 70 ns) than those available via a NOR-layout approach.

Also, if the data-read requirement is greater than 256 bytes in length, additional delays occur. These additional delays happen on the first memory access when page boundaries are traversed (i.e., the Toshiba 16-Mb NAND array is decoded into 256-byte pages; switching to read from another 256-byte boundary causes a 15  $\mu$ s delay to valid data-out.

NAND program and erase methodologies differ from those of NOR devices. Toshiba Corp. employs F-N electron tunneling for both operations. A very high voltage (20V) is applied to the control gate during programming, and to the substrate for erasure (Figure 33). This high voltage amplifies reliability risks in both cases. Tunnel-oxide breakdown is more probable than with Intel's ETOX technology. In fact, Toshiba Corp.'s flash memories compensate for these concerns by incorporating extra bytes in each page for error correction.

NAND's serial scheme allows tighter compaction in the array because its architecture only requires one contact for each string of 8 or 16 cells, vs. one contact per each cell pair in NOR devices. The downside for NAND is that this gain is lost due to an overall drop in array efficiency. This loss results from increased decoder size and complexity necessary to handle the serial array structure. Also, large charge pumps and extra isolation in the periphery are needed because of the requirement for very high write and erase voltages. Besides impacting reliability, high voltage isolation also induces fixed limitations to the future scalability of this technology.




Figure 32. NAND Flash Array






Figure 33. NAND Cell Program and Erase Voltages

### Triple-Poly Flash

The name of this technology reveals its cell structure difference from the ETOX double-poly stacked gate. See Figure 34 for a schematic representation of this cell and array configuration. Although the theory behind triple-poly is sound, manufacture is very difficult. As such, SunDisk Corp. uses extensive error correction and redundancy in their devices to provide yield and reliability enhancement.

This technology incorporates a poly-1 floating gate, storing charge in much the same way as an ETOX

cell. Programming, via CHE injection, proceeds by placing 12V on the poly-2 control gate and 7V on the drain (Figure 35). The source and erase gate are at 0V.

The third poly layer is used during erase operation. Poly-to-poly tunneling is invoked by bringing the poly-3 erase gate to voltages ramping between 12V and 22V. This high voltage prevents minimum design-rule scaling below certain limits, and increases the likelihood of oxide wearout due to a high field stress across the small oxide area.




Figure 34. Triple-Poly Flash Cell Schematic and Array Configuration




Figure 35. Triple-Poly Cell Program and Erase Voltages



## SUMMARY

Intel's technological advances result in flash memory products that are more efficient, more reliable, less expensive and higher performance. Finer geometries, double-metal technology and EPI wafer processing allow considerable gains in memory array compaction. This compaction nets improved write/erase performance and lower product cost.

New ETOX IV manufacturing steps and contacting technologies also contribute to cell compaction and improved reliability. Extremely high cycling endurance results from the superior quality of Intel's ultra-pure thin tunnel oxide and the electrical characteristics of internal program and erase operations.

Cycling, voltage and temperature exhibit only a small influence on Data-Write and Block-Erase speeds. Products built on Intel's CMOS ETOX IV Flash Memory technology require very low power consumption during Data-Write, Block-Erase, Read, Sleep and Standby modes.

Intel Flash Memory products designed on ETOX IV will satisfy many different applications. The Thin Small-Outline Package (TSOP) provides high memory density in an extremely small footprint. Some applications include memory cards, solid-state drives, resident code (O/S and application) and file storage, data acquisition and embedded code storage.

The solid-state nature of flash provides far superior ruggedness over mechanical rotating media. With blocking, applications can perform erase as a background task to optimize system performance.

Today, Intel's technological advances in flash memory are driving cost to parity with DRAM. This steep decline in the price learning curve enables new classes of systems and system architectures.

## OTHER REFERENCES

Related documents of interest to readers of this engineering report:

28F016SA Data Sheet (Order No. 290489)

28F032SA Data Sheet (Order No. 290490)

28F016SA User's Manual (Order No. 297372)

ER-31: the Intel 28F016SA FlashFile™ Memory—Architecture and Characterization Summary (Order No. 294015 - Available Q1'94).

AP-375: Upgrade Considerations from the 28F008SA to the 28F016SA (Order No. 292124)

AP-377: the 28F016SA Software Drivers (Order No. 292126)

AP-378: System Optimizaition using the Enhanced Features of the 28F016SA (Order No. 292127)









### WP 3.6: Flash Solid-State Drive with 6MB/s Read/Write Channel and Data Compression

Steven Wells, Don Clay<sup>1</sup>

Intel Corporation, Folsom, CA/<sup>1</sup>Conner Peripherals Incorporated, Longmont, CO

Flash memory densities are sufficient for solid-state mass storage applications. Hard-drive emulation using flash memory provides a standardized system interface with characteristics superior to those of magnetic drives in read and seek performance, energy consumption, acoustics, ruggedness, and reliability. This 42MB 2.5" drive includes a thirty 8Mb device flash array, an embedded processor, and interface ASIC. The 0.7 $\mu$ m standard-cell ASIC contains drive interface circuitry, 4-port buffer manager, flash interface, and a Lempel/Ziv type hardware compressor. Flash device architecture is optimized for cost-effective high-density systems.

The dominant cost of the flash-based drive is in the flash device. Two issues have significant impact on flash device costs: 1) number of cells in the erase-block, and 2) required erase performance. Prior reported triple-poly and NAND device architectures closely match erase-block with drive-sector size and require high-performance erase before each sector write [1,2]. This flash drive supports a large erase-block size and reduces requirements on erase performance allowing use of lower-cost stacked-gate NOR flash devices (Table 1) [3]. A large erase-block reduces flash die size and complexity of decoders and drivers. Reduced requirements on erase performance reduce cost by simplifying the flash cell and enhancing yield.

The system block diagram is shown in Figure 1. The device array is organized into pairs for increased performance. The embedded processor handles drive commands and manages the flash. A buffer RAM provides drive-interface compatibility and allows caching.

A linear write algorithm executed by the embedded processor writes each sector to the next available location in the flash array and notes the sector number. A prior copy of a sector stored in the flash array is marked "old" and is no longer referenced. Reclamation of old sectors is managed by the embedded processor transparent to the drive interface by identifying erase-blocks with old sectors, moving remaining sectors to other blocks and initiating erase. Measured program/erase cycling with this algorithm is shown in Figure 2. Optimum erase-block size for stacked gate NOR flash devices minimizes the time required to reclaim old sectors (Figure 3).

A custom interface ASIC is designed for maximum transfer performance from flash to drive interface. A 20MB/s circuit transfers data from flash to the buffer RAM. A 4-port prioritized buffer controller interfaces the flash transfer circuits, the drive interface, and the embedded processor with sustained 6MB/s on both drive interface and flash media. The interface controller is state-machine controlled to allow the embedded processor to focus on acquiring the next sector or flash reclamation. The drive is capable of sustained 4MB/s random read transfers.

Zero spindle-energy provides 30x energy savings over conventional magnetic drives. This drive quickly enters and exits lowest power oscillator-disabled sleep modes. An intermediate energy-saving mode disables ASIC clock distribution during momentary idle times; a data request re-enables it within 50ns. Figure 4 diagrams the oscillator control and clock distribution circuit. REQUEST strobes the oscillator or clock disable request into latches L1 and L3. Latch L1, which stores the clock on/off request (CLK\_EN), disables the ASIC clock via embedded processor command ACTIVATE. A host interrupt re-enables it through latch L2. Latch L3 stores the embedded processor oscillator-disable request from OSC\_EN. Latches L4-L8 ensure glitch-free clock-signal propagation. The ASIC vendor optimized latch elements reduce metastability.

A Lempel/Ziv data compressor is integrated into the read/write channels to enhance read/write performance, reduce energy consumption, increase density, and enhance effective buffer bandwidth. The compressor operates on 512B sectors and achieves an average compression ratio of 1.6x at a sustained 6MB/s for read and write. The linear write algorithm combined with large erase blocks is key for efficiently storing variable-size sectors. Increased density is achieved through drive interface protocol enhancements. Sectors that generate compression ratios <1 are stored uncompressed.

Overall system performance is compared to a typical 2.5" drive in Table 2. Figure 5 shows drive read timing with parallel host, sector buffer, and flash transfer. A photograph of the system is shown in Figure 6.

#### Acknowledgments

This work was made possible by S. Anderson, R. Garner, T. Kendall, R. Hasbun, S. Domonkos, S. Barbarich, M. Powell, and D. Edwards. The authors thank J. Squires, P. Jacobs, D. Pashley, B. McCormick, M. Winston, and J. Weisenstein for vision and support.

#### References

- [1] Mehrotra, S., et al., "Serial 9 Mb Flash EEPROM For Solid State Disk Applications", Symposium on VLSI Circuits, pp. 24-25, June 1992.
- [2] Itoh, Y., et al., "An Experimental 4Mb CMOS EEPROM with a NAND Structured Cell", ISSCC DIGEST OF TECHNICAL PAPERS, pp. 134-135, Feb. 1989.
- [3] Kynett, V., et al., "A 90ns 100k Erase/Program Cycle Megabit Flash Memory", ISSCC DIGEST OF TECHNICAL PAPERS, pp. 140-141, Feb. 1989.




Figure 1: System block diagram.




Figure 2: Device cycling versus sector writes.




Figure 3: Optimum block size to minimize reclaim time.




Figure 4: Oscillator control and clock distribution.




Figure 5: Capture interface, buffer, and flash transfer.

Figure 6: See page 262.

Feature size	0.8µm
Cell	7.25µm <sup>2</sup> stacked-gate NOR
Organization	8Mb x 8
Erase block	64kB
Die size	102mm <sup>2</sup>
Read throughput	70ns/B
Program throughput	111kB/s
Erase throughput	64kB/s


Table 1: Flash device features.

	This System (read/write)	Mag. Drive
Interface rate	6MB/s, 6MB/s	8MB/s
Compression	Yes	No
Media rate	9.6MB/s, 0.36MB/s (with compression)	1.6MB/s
Spinup time	3ms, 6ms	7 - 20s
Shock, op/non-op	1kG/1kG	10/100G
Seek, avg/trk-trk	<0.25ms, 0.25ms	15ms, 2.5ms
Rotational latency	0ms	8ms
Acoustics	Silent	34dBA

Table 2: Drive performance.



## WP 3.6: Flash Solid-State Drive with 64Mb/s Read/Write Channel and Data Compression



10

**Figure 6: Solid-state drive micrograph.**

# FLASH: BIG NEWS IN STORAGE?

*ARE DISKLESS COMPUTERS THE  
WAVE OF THE FUTURE?*

*by Walter Chen*

Imagine, in the future, when you turn on your personal computer and the next sound you hear is...silence. There is no familiar whirl of the hard drive greeting you, just the low murmur of the power supply. Inside, the rigid disk has been replaced by the solid-state advantages of flash chip technology.

Sure, it's a conceivable scenario, but don't expect it to be in the near future. Although flash chip technology has already found its way onto some desktops and portable computers—used for either the BIOS or as a hard drive replacement—even flash manufacturers don't believe their product will

eventually make hard disks obsolete. And with competing technologies such as SRAM, EPROM and EEPROM already established, flash will have to shine above this group before it can take on the big boys.

"We have all kinds of way of niching against disk technology in the desktop market, but we're not pursuing it for the time being because we don't see that as high growth," said Bruce McCormick, the marketing director for Intel's flash card. Instead, McCormick added, Intel is focusing more on low-end computers and consumer products as the future bread and butter of flash.

Flash technology, which was pioneered by Toshiba in the mid-1980s, uses non-volatile solid state memory chips. Because it retains data when power is turned off and because it's rewritable and rugged, flash chips have become especially appealing in some applications. In portable environments, for example, where small form factor and durability are crucial requirements, flash appears to be the next revolution.

But flash also has considerable disadvantages, the most noted of which is price. Still a technology in its infancy, flash chips cost about \$30 per megabyte, compared to hard drive

prices that have fallen to as low as \$2 to \$3 per megabyte. Additionally, the capacity of flash chip drives, or cards, remains expensive compared to conventional storage devices. Twenty megabytes is the upper capacity of flash cards now, while even some small form factor hard drives have capacities of a gigabyte or more. And even with expected price drops in flash technology as well as improvements in capacity, some industry observers say they don't believe flash will pose a serious threat to drive makers in the near future.

"I do not see flash as a hard drive killer. I believe it will put mass storage capacity in very small things," said Walt Lahti, the vice president of In-Stat, a market research firm based in Scottsdale, Ariz.

Lahti said there is no doubt that flash will be able to find a market despite the vast variety of drives and other solid state chip makers. However, he added, drive makers will always have the advantage of larger capacity.

In addition, flash has a limited life, the majority of flash products on the market today requires two power supplies and unlike some other solid state technologies, data can't be written to the chip on a byte-basis. Until recently, changing data on a flash chip required erasing and rewriting the entire chip. AT&T recently introduced a flash card that allowed data to be erased in block sizes of 256 bytes.

Even head-to-head on form factors, hard disks have become even smaller, with the introduction of 1.8- and 1.3-inch drives. Cards complying with the Personal Computer Memory Card

International Association (PCMCIA); flash cards measure 3.3 by 2.1 by .1 inches.

But what flash has to offer is also unmatched. Similar to EPROM (erasable ROM) and EEPROM (electrically erasable ROM), flash cells are smaller and use just one transistor per memory bit. In a flash chip, data storage is achieved by trapping electrons in


ultraviolet light. In EEPROM, strong electrical currents, rather than ultraviolet light, are used to change the data. EEPROM is also more expensive and slower than flash.

While RAM—both static and dynamic—can also act as storage devices, they are volatile, meaning data are lost the moment electricity is turned off. While batteries are sometimes used to keep data contained in SRAM, this technology still doesn't offer the advantage of flash. DRAM, however, is not threatened by flash because it is needed for data manipulation, which flash is unable to do.

Similarly, flash is faster than small form factor hard drives, weighs less and consumes less power. It's also more rugged than hard drives, whose mechanical parts are vulnerable to shock.

Although the cost of flash is roughly 10 times that of rigid disks now, those prices are falling at a dramatic rate. For instance, Intel said its cost-per-megabyte for flash was \$640 in 1988. It also predicts that by the end of the century the per-megabyte cost will be below \$1.

Additionally, while chip density is currently at 8Mbit, a 16Mbit chip is soon expected, allowing 40MB cards to be made, said Glen Riley, the marketing applications manager for AT&T's flash memory division. The telecommunications giant jointly worked on developing a flash card with SunDisk and has introduced a 20MB card that can be paired up in an IDE



AT&T's flash card

a capacitor. They stay there even after electricity has been turned off. To reprogram the chip, voltage is reversed and the capacitor is purged through what's called a tunneling process. According to Intel, data is retained for as long as 100 years.

In other technologies, like ROM, information is stored in a fixed bit pattern that can't be altered. EPROM is similar to ROM except that data can be changed by exposing the chip to

controller to provide up to 40MB of storage capacity.

He said that while current chips only have densities of 8Mbits, he predicts 16Mbit chips available by 1994, 32Mbits by 1997 and a 64 or 128Mbit chip by the end of the century. Similarly, he said he sees the cost drop by half every two or three years.

If, indeed, flash costs can fall dramatically, the technology is likely to show up in more than just computers. It's likely to be found in everyday consumer goods, printers and other electronics requiring mass storage in a small form factor.


Already, flash cards are appearing in a number of products, including several notebook computers, desktop computers for storing BIOS and medical equipment.

For example, Hewlett-Packard recently introduced a flash card system to its 95LX palmtop computer, which weighs 11 ounces. The card, produced by SunDisk and which comes in a 20MB size, gives the computer far more storage than its SRAM memory, which had a maximum capacity of 1MB.

Richard Kirby, the developers program manager with HP's portable computing Corvallis division, said flash provides much more storage than SRAM and allows users to have access to more applications.

"I think there are things that can't be done with the small amount of memory that SRAM provides," he said, "and flash will increase the amount of applications."

Ironically, HP, whose recently introduced Kittyhawk disk drive will compete with flash cards, is just one of the handful of companies using flash in their products. Kittyhawk, which is the industry's first 1.3-inch hard drive, is the smallest disk drive on the market. Psion last year introduced a flash-based laptop that, while disappointingly



underpowered, nevertheless was one of the first to market with a flash-equipped computer.

Already, some 20 companies are looking to flash as the next cash cow. Companies like AT&T, SunDisk, Advance Micro Devices, Fujitsu and others are trying to catch up to Intel. For instance, AMD and Fujitsu agreed in July to develop both EPROM and

flash devices.

### INTEL THE LEADER

Still, they have much ground to make up to match Intel, the clear leader. The company manufactures several products, including memory cards with capacities of four, 10 and 20 megabytes. Lahti said the chip maker last year dominated 75 percent of the

## MICROSOFT FILE SYSTEM ALLOWS FLASH TREATED AS DISK DRIVES

Microsoft, whose MS-DOS has become the standard operating system for the PC industry, appears poised to lead the development of flash applications as well with its flash file system.

The file system contains essentially three drivers that make flash cards appear to users as if they were magnetic disks. Through hard disk emulation, Windows and DOS applications can be executed on flash cards without extensive modifications of the software, said John Kechejian, the product manager for MS-DOS at Microsoft. This also aids developers of software, he added.

The drivers are loaded into the

CONFIG.SYS file of DOS. One driver interfaces with the operating system and acts as a translator for a second driver, which carries out the command on the flash cards. A third driver, said Kechejian, enables compression on the flash card.

Kechejian said the flash file system is designed to complement flash cards' unique characteristics.

Because the life of flash chips is limited to about 100,000 write-erase cycles, the drivers have to make sure data are placed evenly throughout the card to ensure an even wear of the chips; otherwise, "hot spots" are created that lead to premature failures.



\$130 million market, a market that is expected to see explosive growths in coming years.

Market Intelligence, a market research group, said flash sales this year are projected to account for six percent of the total market for small form factor storage devices, which include micro disk drives and flash cards. But by 1998, flash is expected to dominate, growing to 41.1 percent of the market, which is expected to grow to \$11.6 billion by then.

"It's an evolutionary thing. We had ROM and then EPROM and then EEPROM," said Sandeep Maheshwari, an analyst with the Mountain View, Calif. firm. "Flash is certainly a superior technology. It takes the benefits of both EPROM and EEPROM."

Maheshwari said he sees flash eventually muscling out low-capacity hard drives and will compete with drives in the 150 to 200MB range. With such memory hogs like UNIX, Windows and other graphic user interfaces becoming more popular, he said there will be greater demands for mass storage.

### FLASH'S MARKET

Flash won't, however, replace all hard drives, say analysts and even some flash makers.

"Definitely Fujitsu believes there's a future in flash. My only question is whether it's going to replace disk. We don't think it's going to happen," said Alex Goldberger, the director of strategic marketing at Fujitsu. "Personally I keep seeing that for every quantum leap in solid state storage, there's a quantum leap in rigid disk storage."

And as flash prices fall, observer say, prices for hard drives will do the same. And some believe that flash will simply never be able to catch up to hard disk drive on a per-megabyte cost. If anything, flash is poised to displace EPROM, some say.

"The EPROM market will be the one most heavily impacted," Lahti added, pointing out that once flash supplants EPROM, its next battle will likely be with EEPROM chips. "The EEPROM versus the flash (card) is the most direct socket-for-socket battle that will take place."


But the optimistic outlook on flash is also based on anticipated high growth in the portable computing market, which Riley said has grown to expectations, adding that "1992 was a disappointment for us in the mobile computing year because it didn't take off as fast as we thought." He said that there are probably less than 50,000 portable computers using flash now.

So if the proliferation of portable computers continues to lag, flash may be even less of a threat to add drive.

That's why, McCormick added, Intel is interested in placing flash chips in consumer electronics, products that enjoy a much broader customer base. He sees items such as cameras, medical instrumentation, flight recorders and others as virgin territory for flash, holding much promise.

"There will always be cheaper archival technology (than flash) for some time," he said. "All we're saying is on the low end flash can be your temporary storage. On the real low end like a camera...it can end up being an archival device as well."

10



Intel's Series 2 Flash Card Architecture Overview

## FLASH MEMORY: MEETING THE NEEDS OF MOBILE COMPUTING

1992 Pen-Based Expo

Brian Dipert

Intel Corporation

## INTRODUCTION

Have you noticed the diversity of approaches that computer manufacturers are taking as they develop and introduce their initial pen-based computers? Different CPUs, different combinations of input devices, different types and sizes of mass storage subsystems, different product "packaging", size and weight.....the industry is struggling to first define just what is a pen-based computer for their specific target markets, and then provide product features and capabilities to match. This paper will present flash memory in all its forms as a key technology that will help bridge the gap between the pen-based computers of today and their "ideal" counterparts of tomorrow.

Industry analysts are predicting an impending market demand explosion for portable computing platforms with pen-based human interfaces. This customer interest will partially come from existing users, who value the capabilities of fully mobile computing. Equally enticing to hardware OEMs for their total market growth potential, however, are the new users, who today are not computer "literate", and who will purchase these machines precisely because they do not operate like today's computers. These potential customers are intimidated by today's keyboards, bulky and heavy hardware "packaging" and cryptic command interface.

Tomorrow's computing consumers, who will continue the market explosion begun in 1975 with the introduction of the Altair, don't understand computers in great detail and don't want to have to learn. They don't want a tutorial in file system fundamentals. They want unlimited variety in the types of data they can interchange with each other, and straightforward, intuitive methods to accomplish this interchange. Finally, they won't accept (within reason) limitations in the environments and ways that they operate their computing platforms. Look at the telephone for a model of the ideal "computer" of tomorrow; it should be just as straightforward to operate. Why don't the vast majority of VCR owners use the recording capability of their units, and why do the clocks on these VCRs "blink" annoyingly with the familiar "12:00" display? Because the mechanism to program a VCR, or to reset its clock after a power outage, are not straightforward or intuitive!

The computer industry's challenge to satisfy the needs of tomorrow's users is indeed a tall one. It requires fundamental reshaping of the way the software industry architects its user interfaces, to make a computer less a "puzzle" and more a "tool". The goal of the computer hardware industry is equally ambitious. This objective demands a fundamental

redesign of the computer architecture, away from the "desktop" model which has served the industry for the last 10 years (and the "mainframe" model before that), and toward a new model for computing in the '90s and beyond. The central improvements needed center around the 4 "P"s of portable computing: Performance, Portability, PC Compatibility and Pen Interface.

## Performance

Tomorrow's computing subsystems will handle increasingly complex data types (including still and full motion video images, and hi-fidelity stereo sound), and manipulate this data faster and more "invisibly" than ever before. This demands improvements not only in the CPU itself, but also in the memory subsystems and how they are accessed. For today's PC users that will upgrade in the future, the goal is replicate the desktop PC on the road....or totally replace it! Woven into this hunger for *greater performance* is the diametrically opposed need for greater and greater battery life, and smaller and smaller batteries. This leads to the next "P".....

## Portability

Today's mobile computers have come a long way from 1985's Compaq Portable. However, when the author travels on the road, his notebook PC with extra battery pack and AC power supply still weighs more than 15 pounds, is over 2" thick and requires its own separate carrying bag. A one-way plane flight across the United States is more than enough time to drain both batteries. Today's portable PCs are in most cases portable only in that they can be **transported** from one location to another; they must still be **operated** on a stable, flat, non-mobile surface like a table top. The goal of pen-based computing is to provide a comparable usage model to today's pencil and pad of paper. To do so requires "pen-and-paper-like" attributes: much *longer battery life*, and much *lighter and thinner* packaging.

## PC Compatibility

Today's installed volume of Intel-based personal computers numbers over 100 million units. Compatibility and data interchange capability with this installed base is essential. This does **not** necessarily mean that tomorrow's mobile computers must run the same MS-DOS\*, Windows\* or OS/2\* as their desktop brethren. What it **does** mean, however, is that file *read/write adaptability and exchange* must be preserved. Additionally, a familiar software interface will assist users that work with both types of computers. One way to implement this latter goal is thru a.....

### Pen Interface

A recent article in PC Week, reviewing today's pen-centric hardware, software operating systems and extensions, reported that, "If the point of using these systems is to input information by writing it, the technology (today) won't work"<sup>1</sup>. Quotes in the same article from test group users reflect this opinion. "I was just amazed at the difficulty in using the pen-based system....It was unresponsive and time-consuming, and I spent more time than I should have inputting answers to questions"<sup>2</sup>. "I spent 35 minutes to an hour just trying to record my name....I don't know who would use it—you'd go crazy. I can sit down and key a lot faster than I write"<sup>3</sup>. "The purpose of writing is to write at your normal pace....If I have to slowly write A.....B.....C....., I may as well type"<sup>4</sup>. *Handwriting recognition software* of the future must continue to improve in its handstroke translation power and ease of use.

### HOW DO WE ACHIEVE THE IDEAL?

The last several paragraphs have spoken in generalities about the attributes of the ideal mobile computer. Now for some hard facts; how do we get there from today? What are the "weak links" in today's mobile computer architecture that must be improved or replaced to achieve the ideal?

#### Make it Lighter

The heaviest subsystems in a computer are the keyboard, the battery pack and power supply, and the floppy and hard disk drives. Resolving the first item is easy: remove the keyboard (or make it an option) and replace it with a lightweight pen interface. Efficient power management, both in hardware and software, will minimize system power draw and enable lighter and smaller batteries and power supplies. Finally eliminate the floppy disk drive and remove (or reduce the density of) the hard disk drive, achieving both aims via alternative non-rotating memory media. More on this later....

#### Make it Thinner

The two biggest contributors to the thickness of today's portable PCs are the floppy and hard disk drives. Again following the recommendation above, removing the FDD and HDD is the means of achieving this ideal. An array of 1.2 mm tall high-density memory components spread out on the system motherboard will make the <1" thick mobile computer a reality.

#### Give it Longer Battery Life

The screen is one of the largest power consumers in a computer. Recent (and future) advances in screen technology promise tremendous advances in this area. Continued CPU and chipset innovations, coupled with software "hooks", will produce more intelligent power management as semi-

conductor manufacturers drive innovation and on-chip integration in this area. Today's system DRAM requires constant refresh to maintain valid data contents (even during SUSPEND modes). Reduced reliance on DRAM as a main system memory will result in system power savings. Finally, the motors in today's rotating mass storage media are inherently power-hungry. Solid state mass storage is the key to eliminating this source of shortened battery life.

#### Give it Higher Performance

Ever-increasing silicon "intelligence" will result in future CPUs with performance measured not in MIPS, but in MIPS/watt. Beyond the raw speed improvements of the processor "engine", a transition to a main memory subsystem consisting of a direct-execute, nonvolatile, updateable code array eliminates the slow seek and rotation delay of code loaded from the HDD.

#### Make it More Rugged

Continued advances in composition and manufacturing technology will improve display screen ruggedness, an "Achilles Heel" of today's portable PCs. Rotating mass storage media is relatively fragile. In comparison, solid state devices are inherently rugged; ready to take the punishment of the truly mobile computing environment. A comparison of flash memory card specifications (1,000 G operating shock resistance) to HDD specs (10 G) shows a 100x improvement. Will tomorrow's mobile computer user wait for the HDD to park its heads before tossing his/her "tablet" PC on the front seat of the delivery truck? How valuable is the data stored on this "tablet"?

#### Make it Easily Upgradeable, Enhanceable

Consumers value upgradeability, to the latest version of their favorite software, to the latest power management BIOS, to the latest set of "whizbang" features and capabilities. A very good way to ensure long-term customer loyalty is to design a system that is not obsolete 6 months after he/she buys it. Customers also don't appreciate buying initial production products full of "bugs" that are difficult, expensive or impossible to fix in tomorrow's compact, integrated systems. Easy system upgradeability and enhanceability, done by the user instead of an expensive technician, is a powerful customer service differentiator in a market of many competing alternatives.

#### Give it an Integrated Pen Interface

This last point is an automatic given. What better way to increase the number of computer users than by providing them an intuitive interface that they've used since childhood; the pen? However, continued innovation both in pen hardware and software are essential to make this goal a reality.

## MOBILE COMPUTING

The past several pages have described the ideal mobile computer, and the improvements to today's hardware and software designs that will lead to this ideal. What has any of this to do with flash memory? Flash memory is a fundamentally new memory approach that is a key enabling technology for superior mobile computing products. In a few words, flash memory:

- ☐ Makes mobile computers lighter and smaller
- ☐ Makes mobile computers faster
- ☐ Enables PC software compatibility, and
- ☐ Enables easy upgradeability and enhancement.

The next few pages will detail flash memory usage in specific application areas. First, however, it is useful to explain flash memory and its characteristics in some depth.

### What is Flash Memory?

Flash memory, first introduced by Intel Corporation in 1988, is at its core derived from fundamental EPROM technology. It combines ideal attributes of several of today's mainstream memory approaches. Flash memory (as shown in Figure 1) combines the:

- ☐ High speed of DRAM
- ☐ Nonvolatility of hard disk drives and floppy disk drives
- ☐ Updateability of RAM or EEPROM, and
- ☐ High density of ROM

Comparative cell diagrams for an EPROM cell and ETOX<sup>TM</sup> flash memory cell are shown in figure 2. Clearly, ETOX flash memory and EPROM share similar cell structures; this makes flash memory highly manufacturable and scaleable. Their bit program mechanisms are identical. However, the narrower gate-to-substrate oxide thickness of a flash memory cell enables electrical erasure, versus the UV erasure of EPROM.

Flash memory is programmable (writing data "1"s to "0"s) on a bit-by-bit resolution. Erasure (changing "0"s back to "1"s) is accomplished on a block-by-block level (as small as




Figure 1. Flash Memory, the Optimum Nonvolatile Memory

4Kbytes on some devices). A Command Register architecture results in SRAM-like command write timings to flash components, and newer devices integrated a Write State Machine to automate and internalize program and erase algorithms.

Characteristics of today's state-of-the-art flash memory components and cards are shown in Table 1.

### WHERE CAN FLASH MEMORY BE USED IN MOBILE COMPUTING?

Flash memory usage centers around the following four applications:

- ☐ BIOS storage
- ☐ The Resident Flash Array
- ☐ Flash Memory Cards, and
- ☐ The Solid State Drive




Figure 2. Comparison of EPROM and Intel ETOX Flash Memory Cells



**Table 1. Flash Memory Characteristics (Current as of Paper Publication Date)**

Read Access Time	60ns Maximum (Component)
	200ns Maximum (Cards)
Bit/Byte/Word Write Time	9 $\mu$ sec Typical (SRAM-Like Command Write Speed)
Block Erase Time	1.6 sec Typical (64KByte Block)
Minimum Block Erase Cycles	100,000 Cycles
Density	32KBytes to 1MByte (Components)
	1 MByte to 20 MBytes (Cards)
Read (Operating) Voltage	5V $\pm$ 10%, 3.3V $\pm$ 0.3V
Program/Erase Voltage	12V $\pm$ 5%

10


## BIOS

The term BIOS stands for Basic Input-Output System code. As Figure 3 indicates, BIOS is the lowest level software interface between the system software and hardware. BIOS is in a sense the "glue" that binds multiple diverse hardware implementations to a common set of software operating systems. In the IBM-compatible world, the BIOS is viewed as the basis of PC compatibility. The BIOS specifically controls such hardware subsystems as the CPU and coprocessor, its chipset, the graphics and main memory subsystems, keyboard/mouse/pen, networking interface and secondary storage subsystems. Also often lumped under the general "umbrella" of the BIOS is software such as power management code, "docking station" software and any resident "ROM"-executable operating systems and applications. It should be clear just how crucial proper BIOS code execution is to correct operation of the computer!

What is the current and future environment under which a BIOS is developed and operated? Today's hardware designs are becoming more and more integrated, with increasingly higher functionality CPUs and chipsets. In some aspects, this tends to make hardware design a "simpler" task.

In conjunction with this hardware trend, computer users are demanding more powerful and flexible computers. This results in more and more complex software of all kinds, including the system BIOS. Simpler hardware design, coupled with more complex software requirements, means that the BIOS development often gates time-to-market for new computer designs. More intricate software equates to

greater potential for software "bugs", especially in the last-minute rush to bring a new system to market ahead of the competition. As hardware becomes increasingly integrated, the resultant systems are more and more compact, and difficult and expensive, if not impossible, to disassemble if the BIOS component requires replacement.



**Figure 3. BIOS; Lowest Level Hardware/Software Interface**

Common BIOS storage solutions include ROM (Read-Only Memory) and EPROM (Eraseable Programmable Read-Only Memory). ROM has a low per-device cost to system manufacturers, and the BIOS code is "burned" in the device at the semiconductor vendor fab. However, a minimum ROM order quantity of multiple-thousand devices is often required. ROM is not reprogrammable, so if a "bug" is discovered in the "burned-in" code, the devices must be scrapped. ROM is also not reprogrammable once installed in a system. If a "bug" is discovered once the computer is in a customer's hands, the unit must be disassembled to replace the defective ROM code. In-system BIOS enhancements are also not possible. EPROM, while more expensive than ROM, is shipped "blank" from the semiconductor vendor and programmable by the computer manufacturer. Again, however, it is not in-system reprogrammable and must be removed and replaced if the code contained inside is found to be faulty. *What alternative exists that allows factory programming (and reprogramming) and easy in-system field update?* Flash memory!

Flash memory, by virtue of its electrical programming and erasure, is easily updated under system software control while physically connected to the computer motherboard. This allows, for example, a manufacturer to download test code as the system moves down the manufacturing line, and reprogram the exact BIOS required as the computer leaves the factory. One hardware design can therefore easily be customized to match the needs of multiple markets. Finally, by simply running an "update" routine and accessing code from an OEM-supplied diskette or electronic BBS, a customer can easily update his/her system BIOS to remove initial production "bugs" or enhance capabilities. The result is a longer system lifetime, postponed obsolescence and long-term customer satisfaction.

Intel's BootBlock product line has been architected specifically with features that satisfy the requirements of BIOS storage in mobile computers. For more information on these devices, please reference the Additional Literature section at the conclusion of this paper.

#### Resident Flash Array

Today's memory subsystem is shown in Figure 4a. The process by which a CPU accesses a byte of code is today a

lengthy and complex ordeal. The code is first accessed from the hard disk drive (after waiting a relatively long time for the drive rotation and seek delay). It is copied from the HDD to system DRAM, and from there to the high-speed SRAM cache. Then, and only then, can the CPU fetch and execute it.

There appears to be a redundancy between the "memory" systems of the HDD and the DRAM array. Why are both needed? Simply, they exist to counterbalance each other's shortcomings. DRAM's read access speed is relatively fast, but it is a volatile memory (in other words it loses its data if it loses power or is not refreshed). SRAM is similarly volatile. The HDD, while fully nonvolatile, has a relatively very slow read access time.

Figure 4b suggests an alternate approach, the RFA (Resident Flash Array). Flash is an ideal memory technology for mass storage in that it combines the fast read access time of DRAM with the nonvolatility of a hard disk drive. A high-density array of flash memory, storing "ROM"-executable code such as Microsoft's MS-DOS\* 5.0 ROM Version (currently in production) and Windows 3.1 ROM Version (currently in betasite testing), provides high-performance "instant-on" execution and task switching, and much lower system power consumption by replacing the rotating HDD and a majority of constantly-refreshing DRAM. The annoying delay of staring at the Windows "hourglass" while code slowly loads from the HDD to DRAM is eliminated!

Why use flash memory versus ROM? Flash memory's in-system updateability is as invaluable here as it is when used for BIOS storage. When the next version of a user's favorite "ROM"-executable application is released, flash memory provides him/her the opportunity to easily upgrade the RFA. It is important to note that flash memory (by virtue of its block-erase characteristics) can displace, but will not totally replace, system DRAM. DRAM will continue to be utilized where full bit alterability is required (such as in manipulation and storage of application temporary data, video graphics data or interrupt vector tables). However, for application code storage where read-only capability is sufficient, the RFA provides a superior solution to the redundancy of DRAM and disk.




Figure 4. Flash Memory Revolutionizes the Architecture of Computing

Where "ROM"-executable code is not available, the RFA concept is equally useful in a resident solid-state "drive" configuration. In this respect the RFA "HDD" is not unlike today's "RAM drives" made up of DRAM and configured via software. Of course there is one important difference; a "Flash Drive" is completely nonvolatile and won't lose its data when power is removed! By putting the necessary code in the system BIOS, this "Flash Drive" can even be made bootable.

Intel's FlashFile<sup>TM</sup> component product line is the RFA architecture of choice for mobile computers. For more information on these devices, please reference the Additional Literature section at the conclusion of this paper.

### Flash Memory Cards

Mobile computers by their nature and operating environment require connectivity and code/data interchange with other computer systems. Today, two solutions exist for this purpose; neither of them is by any means an optimum approach.

The floppy disk drive is a common means today of passing data between portable and desktop computers. The 3.5" floppy is an established medium, disks are plentiful and easily available, and no added software knowledge is required beyond standard DOS commands. However, the FDD has the following disadvantages:

- ☐ The floppy disk drive, due to its rotating media motor drive, is a significant consumer of battery power in portable PCs.
- ☐ The FDD, along with the HDD, are the two most significant contributors to system height. The FDD also negatively impacts system weight.
- ☐ The FDD suffers from even longer head seek and rotation delay than the HDD. File read and write times are annoyingly long. System performance is significantly impacted.
- ☐ Rotating storage media is very sensitive to the everyday "beating" and temperature extremes of the mobile environment. Storage media must be able to resist shock and vibration of large magnitude and from all axes and angles, and remain operational while non-stationary and in all possible orientations. The FDD, along with the HDD, has been shown to be inadequate to meet these specifications.
- ☐ Beyond ruggedness, magnetic media is unreliable. How many of you have ever saved a file to disk, only to be unable to access it at a later date? *Don't put your diskettes near the video display; don't put your diskettes near the power supply...* the litany of warnings is numerous! As users rely more and more on their computing platforms for data storage and manipulation (and broaden use of these computers), the value of this data exponentially

increases beyond the cost of the system. Data loss is therefore unacceptable.

The other means used to interface between computers is with software such as LapLink<sup>TM</sup>, which enables communication thru cable connecting serial ports. Disadvantages of serial port transfer include:

- ☐ A "free" serial port must be available on each machine (not used by a modem, mouse or printer). Given the complexity of today's computer systems, this requirement is often difficult to achieve. Hardware hookup is a complex task to many computer users.
- ☐ Serial ports must be easy to physically access for cable hookup.
- ☐ This transfer method is extremely slow, on a bit-by-bit basis (plus error-detecting bits). Performance is comparable to a modem-based file upload or download.
- ☐ Additional software commands must be learned beyond the standard DOS operations.
- ☐ In summary, serial port transfer requires knowledge of computer hardware and software beyond the level of all but computer "experts". This method is not for the "faint-of-heart"!

*Does a solution exist that answers the disadvantages of the above methods?* Again, the answer is flash memory; this time in card-based form!

- ☐ Flash memory cards are available in densities up to 20 Mbytes! This is plenty of room to store not only data but also full application file sets.
- ☐ The only computer hardware required to interface to a flash memory card is a low-height 68 pin connector (2.25" x 0.25" x 0.5"), an easily-integrated and compact 12V converter for flash memory write/erase, and miscellaneous interface logic. The system height and weight limitations constrained by the FDD have been eliminated.
- ☐ Solid-state storage media, by its absence of a motor and its instantaneous "on/off", is much lower power than a FDD or HDD. See the next section on The Solid State Drive for additional information.
- ☐ Flash memory cards are very high performance, with read access times of 200ns and a x16 parallel interface for high data throughput. No seek and rotation delay; no serial access!
- ☐ Solid state media is significantly more rugged than rotating media. Data stored in flash memory is intrinsically nonvolatile for 100 years!
- ☐ Microsoft's Flash File System allows flash-based storage to emulate today's FDD and HDD, with identical DOS commands. No additional software learning curve is needed.

Table 2. Flash Memory Comparison to Hard Disk Drives

Characteristic	Flash Specification	HDD Specification	Flash Advantage
Power Consumption	0.05 Watt-Hour	1 Watt-Hour	20x
Volume	15 Cubic cm	60 Cubic cm	4x
Weight	36 grams	70 grams	2x
Ruggedness	1000 G	10 G	100x
Reliability	1,000,000 Hrs MTBF	100,000 Hrs MTBF	10x
Time-To-First Access	200 ns	20 ms	100,000x
Media Transfer Rate	10 MB/sec	1.4 MB/sec	7x

- Card interface is simple via the integrated PCMCIA connector. Complex hardware contortions are eliminated.

Flash memory cards are writeable and updateable; capabilities lacking in ROM cards. Compared to battery-backed RAM, flash memory cards are fully nonvolatile (no battery to fail), higher density, and lower cost on a per-Mbyte basis. Intel's FlashFile Series 2 memory card product line offers a powerful removeable mass storage media for mobile computers. For more information on these devices, please reference the Additional Literature section at the conclusion of this paper.

### The Solid State Drive

Many future pen-based computers will use flash memory cards exclusively as their mass storage systems. Where additional solid-state storage beyond the density capability of cards is needed, or where "plug-and-play" rugged storage upgrade to existing HDD designs is desired, a solid state drive is the solution of choice. The IDE- or SCSI-compatible solid state drive market is still in its infancy. Within the next year, expected product announcements from several vendors will validate the concept of flash memory for "disk drive"-like mass storage. In particular, Intel Corporation and Connor Peripherals Inc. have signed and publicly announced an agreement to jointly develop solid-state based storage products.

Table 2 details comparisons between current 1.8" hard disk drives and Intel Series II flash memory cards. Flash's dominance in all areas is clearly evident. William Schroeder, vice Chairman of Connor Peripherals, Inc., a hard disk drive manufacturer, sums it up best. "Because a mechanical drive requires a mechanical arm to move over the disk to access information, portable applications for this technology will be limited to those in which the unit is stationary when operated. For a majority of mobile computing applications that are active while moving, solid-state disks will dominate".<sup>5</sup>

### SUMMARY

The emerging mobile computer market is the high growth segment in this industry, and offers computer manufacturers tremendous opportunities for differentiation. Success in this market requires analysis of the specific applications and their requirements, followed by selection of enabling technologies to answer these needs. ETOX flash memory is such a technology. Only ETOX flash memory satisfies all portable computing essentials: ruggedness, high reliability, light weight, compact size, low power and high performance. Whether in component, card or subsystem form, flash memory is uniquely positioned to help lead mobile computing into the future.



## ADDITIONAL LITERATURE

For additional information on the Intel flash memory products mentioned in this article, please reference the following documents, available thru your local Intel sales representative.

### BootBlock Components

	Order Number
28F001BX Datasheet	290406
28F200BX/28F002BX Datasheet	290448
28F400BX/28F004BX Datasheet	290451
AP-341 "Designing an Updateable BIOS Using Flash Memory"	292077
AP-343 "Extended Flash BIOS Design for Portable Computers"	292098
ER-26 "The Intel 28F001BX-T and 28F001BX-B Flash Memories"	294010
ER-29 "The Intel 2/4 Mbit BootBlock Flash Memory Family"	294013
TP-355 "Flash: The Optimum BIOS Storage Device"	297003

### FlashFile Components

	Order Number
28F008SA Datasheet	290429
AP-359 "28F008SA Hardware Interfacing"	292094
AP-360 "28F008SA Software Drivers"	292095
AP-364 "28F008SA Automation and Algorithms"	292099
ER-27 "The Intel 28F008SA Flash Memory"	294011

### FlashFile Series 2 Cards

	Order Number
Series 2 Flash Memory Card Datasheet	290434
AP-361 "Implementing the Integrated Registers of the Series 2 Flash Memory Card"	292096

### General Flash Information

	Order Number
AP-357 "Power Supply Solutions for Flash Memory"	292092
ER-20 "ETOX™ II Flash Memory Technology"	294005
ER-28 "ETOX™ III Flash Memory Technology"	294012

1"Pen Computing Disappoints Judges," PC Week, July 20, 1992, p. 80.

2"Pen Computing Disappoints Judges," p. 80.

3"Pen Computing Disappoints Judges," p. 80.

4"Pen Computing Disappoints Judges," p. 80.

5"Flashy Mass Storage Challenges Magnetic in Laptop Computers," Electronic Buyers' News, September 1, 1992

Microsoft, MS-DOS and Windows are trademarks of Microsoft Corporation. OS/2 is a trademark of International Business Machines. LapLink is a trademark of Traveling Software, Inc. ETOX and FlashFile are trademarks of Intel Corporation.

## BIBLIOGRAPHY

Brian Dipert is an applications engineer in the Memory Components Division at Intel Corporation in Folsom, California. He holds a BSEE degree from Purdue University in West Lafayette, Indiana.

# Flash Memory For Top Speeds In Mobile Computing Applications


by **Bruce Bonner**

The access time advantage of a semiconductor mass storage technology like flash is key in giving performance benefits over a 1.8-in. rotating magnetic disk drive. Users can expect noticeable performance increases when using flash instead of hard disk drives in most cases inasmuch as access time is such a large component of normal DOS cluster read and write operations. Joined with its low power consumption, small size, light weight, silence and ruggedness, flash clearly advances miniature mass storage technology for mobile computing, and the state-of-the-art in mobile computing in general.

The time for a typical 1.8-in. hard disk drive to get the first byte of data is about 25.6 msec, whereas for the flash memory card it is 0.2 msec, more than a 100:1 ratio (Fig 1). This ratio is the reason for the success of disk caching programs such as SMARTDrive in Microsoft Windows 3.X. On a repetitive basis data is obtained from system DRAM, instead of mechanical disk, giving significant gains in apparent disk performance.

## Power-Off Access Time

Disk drives consume the most energy when moving a mechanical part, such as the rotating disk(s) or heads. To conserve battery life in mobile computers the drive spins down during idle times. Typically the drive is automatically



**Fig 1** The seek/access time greatly affects the time required to read and write one DOS 5.0 disk cluster.

put into this 'sleep' mode after a minute or two of idle time by system BIOS power management software. (The exact idle duration time is configurable by the user.) The drive stays asleep until the user needs to read or write data to the disk, at which time it is 'spun up.' Typical hard disk drives take at least a second to do this. During idle, the hard disk drive does no productive tasks, so power expended is totally wasted energy.

The action that wakes up the drive is a system disk read or write, which is the result of the user saving or retrieving data to the disk. The user has to wait for the drive to spin up and

stabilize before continuing, and makes a tradeoff between long battery life (the disk not spinning all the time) and fast access time (the disk spinning all the time).

Flash, by comparison, is 'instant on.' It takes a flash memory card 1  $\mu$ sec to come out of sleep mode. Flash need only be turned on during read or write operations, saving an enormous amount of power, without asking the user to make any compromises.

## Media Data Transfer Rate

Hard disk drives read and write to the rotating magnetic media at the same rate. This is

# Data Access/Transfer Rates In A Flash

determined by the rotation speed of the disk, which translates into a linear velocity under the read/write head, and the write clock frequency of the flux reversals produced by the head. This corresponds to the bits per inch (bpi) of the disk drive. Modern miniature disk drives usually have variable recording frequencies (higher for outer cylinders) to obtain a more constant bpi and higher capacities. For instance, one 1.8-in. drive has a media data transfer rate of 9.9 Mbps (1.28 Mbytes/sec) at the inner most cylinder, and 21.4 Mbps (2.675 Mbytes/sec) at the outer most cylinder. Further, magnetic disk drives directly overwrite previous data, combining erase and write functions.

Flash, being a nonvolatile semiconductor technology, uses another approach. Read, write (program) and erase are separate functions. Writing requires that the block of flash memory to be written to previously be erased to an all 1's state. One 8-Mbit flash device, for instance, has a block size of 64 Kbytes; the typical erase time of a block in the flash memory is 1.6 secs. Some would suggest that this makes flash fall short in write performance.

But erase time is not a problem, because in practice erasing is carried out as a background task so that there are always erased flash memory locations ready to accept data. In a flash memory card, multiple chips can be simultaneously executing independent erase operations, further reducing the impact of block erase time. The erase rate for a 20-Mbyte card could be as high as 800 Kbytes/sec, assuming all flash chips are

erasing blocks, giving plenty of sustained bandwidth for writes.

When it comes to writing, the typical flash card media transfer rate is 200 Kbytes/sec, which results from a 10  $\mu$ sec write time for a 16-bit word. This is a sustained transfer rate, assuming that a new 200-nsec access occurs for every word. The hard disk drive's sustained data transfer rate of about 1.9 Mbytes/sec is dependent on the head staying on one track, which does not realistically happen for a file that has been modified over time; it becomes fragmented, and occupies clusters scattered over the surfaces of the disks. Not having 1:1 interleave, which is common with AT-class computers, will also drastically reduce sustained data transfer rate.

Reading data from flash is a very high speed operation, roughly the same speed as DRAM at the chip level. One flash memory card has an access time of 200-nsec, equating to a 10 Mbyte/sec 16-bit word transfer rate. Again, the disk will have about a 1.9 Mbyte/sec transfer rate dependent on having data contiguously located, which is not an limitation with flash.

Finally, combining transfer rate with access times gives the amount of time it takes to read and write data with the two technologies. On reads flash is always much faster than disk. On writes flash is faster if the amount of data transferred is less than about 5 Kbytes. This shows the assumed amount of data to be moved is a key issue. Looking to normal usage for guidance, let's assume the block size that Microsoft DOS 5.0 uses in disk accesses, which

is 2 Kbytes ( $4 \times 512$  byte sectors). DOS in most cases treats multiple cluster accesses (such as in a large file) as separate events.

Real users both read and write data to a mass storage device. Intel's research indicates a typical user reads four times more data than is written, owing to the fact that program loading and execution is mostly a read only procedure, while saving data files are mostly write-only operations. System level results based on this user model point to an overall 11:1 benefit of using flash (Fig. 2). Because every user is different, the performance benefit of flash will vary, but it will always be large since it is non-mechanical. ■

**Bruce Bonner** is the SSD product manager at FlashCard Systems Group, Intel Corp. (Folsom, CA).

**For more information circle 207.**

**THE MANY FACETS OF FLASH MEMORY**

Markus A. Levy  
Intel Corporation  
1900 Prairie City Road  
Folsom, CA 95630

**ABSTRACT**

The characteristics of Flash Memory allow it to permeate into many types of applications, from code storage to disk drives. In this paper, we will discuss this memory evolution focusing in particular on using the new Series 2 Flash Memory Card as a mechanical disk drive replacement.

**A MEMORY EVOLUTION**

Think about all the uses for memory in a computer system. Memory for code and BIOS storage. Memory for code execution and data manipulation. Mass storage memory for user's applications and data files. Traditionally, each of these applications has been associated with one or more memory technologies. EPROMs typically handle code and BIOS storage. Disk drives store the applications and user data files that get downloaded to system DRAM during execution. In demanding environments, battery-backed SRAMs have taken the place of disk drives. Or for increased flexibility and nonvolatility in low densities, EEPROMs may replace anything from EPROMs to SRAM. When flash memory appeared in the industry a few years ago, it demonstrated the technical ability to displace each of these memory types to a varying degree (Figure 1). With properties that include nonvolatility, high density, in-circuit write and erase capability, random access, high reliability and low power consumption, flash memory's degree of utilization ties directly to cost and design considerations.



	High Density	Low Cost	Inherently Nonvolatile	Rugged	High Reliability	Hands-Off Updates
FLASH	✓	✓	✓	✓	✓	✓
EPROM	✓	✓	✓	✓	✓	
DRAM+ Disk	✓	✓				✓
SRAM+ battery						✓
EEPROM			✓	✓		✓

Figure1. The Flash Memory Technology Provides Versatility for Use in Many Applications.

Intel holds approximately 85% of the flash market with its ETOX (EPROM tunnel oxide) Flash Memory devices. The ETOX flash memory cell provides a very scalable lithographic process which has resulted in a very rapid increase in component density and decrease in cost. From the start, flash memory prices allowed it to replace EEPROMs and SRAMs in many applications requiring code and data updates. Despite a price differential, it quickly became obvious that flash could replace EPROMs for improving customer service by fixing software bugs and upgrading systems with easy field updates.

Meanwhile, back at the ranch, the computer industry was undergoing an evolution of its own. Smaller size, lower power, higher performance and mobility have become the new driving factors. A new breed of machines, from notebook PCs to Federal Express delivery trackers, placed new demands on system designers. Space and power constraints and the need for performance and reliability improvements are factors that make disk drives a focal point for system improvement. Although disk

many application goals can only be achieved by using solid-state devices. With the recent introduction of the Intel 28F008SA, one megabyte flash memory device, pricing came on par with DRAMs. This prompted OEMs to use flash for disk drive alternatives and even as part of system memory, especially in small form-factor portable machines.

#### INTRODUCING FLASH MEMORY SOLID-STATE STORAGE

In any given system, mass storage memory, in general, exists in two basic flavors: fixed and removable. Naturally, for mechanical disks, this means hard disks and floppy disks, respectively. For solid-state storage, this implies chips on the system motherboard and removable memory cards, respectively. For flash memory drives specifically, the system motherboard houses the 28F008SA devices connected directly to the CPU bus (referred to as a Resident Flash Array or RFA). This approach provides the highest performance because the AT bus does not limit access speed, as it would with removable memory cards. In this format, the flash memory array can also be used for ROM DOS and ROM WINDOWS. The true flash value becomes apparent when new software revisions arrive allowing the user to perform a simple update procedure.

In support of removable memory technologies, the Personal Computer Memory Card Association (PCMCIA) standardized the electrical and mechanical interface for memory and I/O cards. This made removable mass storage memory practical by establishing a non-proprietary interface and facilitating system-to-system transfer of data and applications via memory cards. In accordance with the PCMCIA specification, Intel developed a 20 Megabyte card, called the Series 2 Flash Memory Card. The card contains up to 20 28F008SA devices arranged in pairs to provide a 16-bit data path. The functionality of this flash memory card (and the 28F008SA), in conjunction with new software drivers,

allow it to perform high-performance disk emulation.

#### THE TECHNICAL SIDE OF FLASH MEMORY SOLID-STATE STORAGE

To understand the operation of a flash memory solid-state disk, we begin with a discussion of the technology. All the bytes in a flash memory device erase simultaneously, (hence the name 'FLASH') and after writing to all bytes, the device must be erased before it can be rewritten. In a typical system with a mechanical disk drive, files (or data) are constantly being written and deleted. When handling these modifications, a mechanical disk drive continuously modifies the Directory and FAT structures. Furthermore, files can be written simply by overwriting deallocated space. Unlike a mechanical disk, which can rewrite data in small, 512 byte sectors, a flash memory drive must employ unique software designs to effectively allow it to appear functionally similar.

Microsoft's Flash File System (MS-Flash) exemplifies this type of software. To overcome the Directory and FAT structure rewrite issue, MS-Flash stores and locates files using a linked-list data structure (Figure 2). With this technique, file information (name, date, time, attributes, etc) attaches directly to the file itself, rather than having a dedicated directory space. Furthermore, files only get written to clean, unused flash memory in a stack-like manner. Deleted files remain intact, to avoid continuously erasing and rewriting the flash memory card. Eventually the entire flash memory array gets used up. The real trick lies in removing the deleted files (referred to as 'taking out the garbage'). With deleted files mixed in with valid files, the valid data must be relocated (to isolate the two) as a background task, imperceptible to the user, to deliver disk-like functionality.





Figure 2. Linked List Pointers Locate Files.

As a first step in this garbage removal process, the software writes the valid file data into a previously reserved, spare flash device pair (referred to as a copy operation). But to make this operation practical from a memory utilization and performance standpoint, a card must contain many device pairs. The Series 2 Card features become important here. Let's start with the 28F008SA, the flash memory technology within the card. This device consists of 16 separately-erasable blocks (64Kbytes each), which means the entire device does not have to be erased before it can be rewritten. As Figure 3 displays, an erasable block actually consists of 64KWords, in device-pair format. Nevertheless, a 20 Megabyte Series 2 Card contains 160 of these erasable blocks, and reserving 2 or more of these blocks for the cleanup process has negligible impact (1% of the card's blocks).



## SERIES 2 FLASH MEMORY CARD



10

- PCMCIA COMPATIBLE
- UP TO 20 28F008SA FLASH MEMORY DEVICES
- EACH DEVICE CONTAINS 16 64KBYTE BLOCKS
- ARRANGED IN A 16-BIT CONFIGURATION

Figure 3. The Series 2 Card Contains up to 160 Block Pairs.

To facilitate the cleanup process, the 28F008SA uses built-in circuitry to automate the write operations (and block-erases), everything from timing loops to data verification. This functionality provides a performance increase and a reduced need for host system involvement. As a matter of fact, once the

28F008SA receives the appropriate command (and data), the host CPU is free to perform alternate tasks until the flash memory device signals operation complete with its READY/BUSY pin. The READY/BUSY pins from the individual 28F008SAs are wire-OR'd together within the Series 2 Card to form the PCMCIA-defined RDY/BSY output. This output can be connected to a system-level interrupt to allow asynchronous notification of a completed operation.

The copy function, discussed above, actually consists of a varying number of data writes. Typically, a single, data-write operation requires only 7-sec. Obviously, we wouldn't want an interrupt to occur after every write because the interrupt latency time would be considerably longer than the write operation itself. The Series 2 Card has a mechanism in a special mask register that selectively filters individual component's READY/BUSY pins from the card's interface. So if an interrupt is filtered, how does the system know when a data-write operation completes? Each 28F008SA has an internal status register, with a READY/BUSY bit, that can be polled periodically (Figure 4). Additionally, this register reports whether the operation was successful.

#### 28F008SA STATUS REGISTER BIT DEFINITION

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
WSM STATUS	ERASE SUSPEND STATUS	ERASE STATUS	WRITE STATUS	VPP STATUS	R E S	E R V	E D

Figure 4. The Status Register Internal to the 28F008SA.

During the second step of the cleanup process, which creates a new spare block from the dirty, old block, software gives the dirty block the erase command (Figure 5). During this operation,

the system would not want the interrupt blocked so software ensures that the mask was not enabled for the block erasing. A block-erase operation typically takes 1 second, but once initiated, the host can go off until it receives the interrupt generated by the READY/BUSY signal making this process imperceptible to the user.




Figure 5. Block Cleanup Mechanism.

#### THE CONTINUING EVOLUTION

The dirty-file cleanup discussed above, is the fundamental process a flash memory drive must perform to deliver disk-like functionality. In addition, the Series 2 Card provides many disk-desired features, ranging from very low power modes to various write protection mechanisms.

Continuously improving hardware and software compression techniques will soon allow flash memory drives to approach hard disk densities and prices. Along with the technology

improvements of the 28F008SA, comes faster read access and direct code execute capability - this eliminates the disk-to-DRAM download and implies that a Series 2 Card can partially replace system memory.

In the future, OEMs will break paradigms and begin designing computer systems without the concern for maintaining compatibility with historical, traditional technologies. Just like the evolution from card readers to tape to mechanical disk drives, flash memory and new software drivers, such as Microsoft's Flash File System, will continue to support evolution, and systems will continue to be optimized for the newer and better technology provided by flash memory.




Figure 2: Block Cleanup Mechanism

#### THE CONTINUING EVOLUTION

The dirty-file cleanup discussed above, is the fundamental process a flash memory drive must perform to deliver disk-like functionality. In addition, the Series 2 Card provides many disk-desired features, ranging from very low power modes to various write protection mechanisms.

Continuously improving hardware and software compression techniques will soon allow flash memory drives to approach hard disk densities and prices. Along with the technology



# STANDARDIZING ON A FLASH FILE SYSTEM

Markus Levy  
Intel Corporation  
1900 Prairie City Road  
Folsom, California 95630

Wink Saville  
Saville Associates  
4425 Esta Lane  
Soquel, CA 95073  
408-479-7199

## THE NEED FOR A STANDARD FLASH FILE SYSTEM

Why do we bother with standards? How do standards get established? More specifically, how should we choose a file system standard for flash memory that will enable the visions of PCMCIA for interchanging PC cards between sockets of different systems? Ultimately, this is the benefit of having standardized physical and electrical interfaces. But these interfaces are of minimal value when the data format of the information within the flash memory card has not been standardized (Figure 1). This issue, among others, represents the subject of this paper in which we will try to provide you with an appreciation for establishing a standard media manager and data structures for removable flash memory cards.




Figure 1: Card Standards Exist for Everything but the File Storage.

As our world becomes more and more electronic information intensive, the need to share information across many environments becomes a necessity. The communication industry is rapidly promoting a new class of computer

architecture using a myriad of processors and operating systems. Two main requirements must be fulfilled in order to provide a common link and share information:

- First, and foremost, the information, or file contents, must be in a sharable form. The scope of this situation certainly goes beyond the boundaries of one standard, but various attempts have been made. Examples of these standards include Postscript, TIFF, SGML, RTF (Rich Text Format), Quicktime, and AVI (Audio Video Interleave).
- Standardized file structures must also be used for removable media to support the progression of the standardization of file contents. An example, familiar to most, is the directory and FAT structures of DOS. A container can be used to give a good analogy to this situation - The information is the contents of the container and the file structures are the container itself. We need a standard container so that all equipment, or operating systems, can access the information.

## WHY USE A FLASH FILE SYSTEM

The flash memory technology has witnessed an incredibly fast acceptance in the industry as an excellent media for solid-state information storage and sharing. It can replace RAM-based drives because of its lower cost and higher densities. It can replace ROM-based drives because of its rewritability and flexibility. It can even replace mechanical drives in systems where performance, power, reliability, and size are a concern.

system. The device drivers available to build a RAM drive allows it to emulate the behavior of mechanical drives, even down to the level of partitioning the media into sectors. The functionality of flash memory differs significantly from the memories that traditionally perform disk emulation. This leads us into a brief explanation of why flash memory needs a special file system.

From a read perspective, flash memory has the random access behavior of RAM. The bytes within a flash memory device may also be written in a random fashion. But, once a bit changes from 1 to 0 (referred to as the programmed state), the entire block must be erased to convert a 0 back to a 1. You may immediately notice that this does not resemble the mechanical drive model (Figure 2). In a mechanical drive, data may only be read or written in units of a sector, nominally 512 bytes. This is significantly different from flash memory, which may be read and written to on a byte level and must be erased on a block level to be rewritten. This means that the standard sector-based file system cannot be directly utilized on flash memory.




Figure 2: Flash Memory and Mechanical Drives Have Different Structures.

### CHOOSING A FLASH FILE SYSTEM

Even though flash memory has proven its technical merits, computer designers still use disk-drive compatible file systems on a media that only remotely resembles a disk drive. These

the other hand, Microsoft's FAT file system, specifically designed to utilize the capabilities of flash memory, has also found a place in its share of computers. It may not seem like a problem having a variety of flash file systems available, and in some cases it's not.

However, when the flash memory resides in removable IC cards that can be transferred between different computer systems, this file-system smorgasbord has the potential of creating a disconcerting amount of incompatibilities.

The selection of a flash file system should be based on an educated decision. Three fundamental approaches can be taken for choosing a flash file system:

1. Ignore any concerns for incompatibility and 'let the market' decide. The choice for a file system can be made strictly on marketing persuasions and measured performance differences. Actually, this approach is the most popular choice but it does not represent the best interest of flash users and manufacturers. Furthermore, this approach will only stall the acceptance of flash memory.
2. Use a disk-drive emulator to mimic the sector scheme of the mechanical disk. This approach has the advantage of utilizing the more traditional file structures (e.g., sectors and file allocation tables). In the DOS world, it also provides compatibility with some of the disk drive service routines (e.g., INT 13H), although the majority of applications only use Interrupt 21H. Several problems exist with disk-drive emulators:
  - a. They use file structures specific to the operating system that it runs under. This means that the implementation will not take advantage of the unique characteristics of flash memory.
  - b. Multiple versions of disk-drive emulators on the market indicates the lack of compatibility, even within computer systems running the same operating system. Each vendor has created unique data structures to manipulate the flash memory.




Figure 3: Linked-List Pointers Connect Variable Length File Entries.

In other words, a flash memory card formatted for 'Disk Emulator A' may not be compatible in the same system running 'Disk Emulator B'.

- c. Operating specific file structures in general are not designed to support attributes, which other operating systems may require. By designing an extensible file system, instead of using a lowest common denominator file system such as DOS, we can use one set of file structures for most operating systems.
- d. They do not support background cleanup or wear leveling on the flash memory because they only perform tasks that the operating system requests them to do. Background cleanup and wear leveling require a file system that has 'insight' into managing the media. This can best be accomplished through a redirected file system.

3. Use an installable and extensible file system that optimizes the capabilities of flash memory without forcing it to behave like a mechanical disk. This approach is used in the design and implementation of Microsoft's Flash File System. In DOS, this is implemented as a redirector, similar to a network drive or CD ROM. Information stored with this file system is located using variable length, link-list data structures stored in non-centralized directory entries. This eliminates set sector sizes which indirectly helps to minimize fragmentation, and maximizes the efficient use of flash memory (Figure 3). The primary problem with this approach is that not all systems have documented their installable file system's interface. This will temporarily prevent developers from writing implementations that these systems require.

## The First Step Towards Standardization

Microsoft has made its data structures publicly available to allow the creation of 'custom' implementations. This implies that any flash memory card formatted with these data structures can be used in any computer system using a Microsoft Flash File System compatible implementation, regardless of that system's processor or operating system. This has already been demonstrated by Saville Associates who developed an implementation that interfaces to GO's Penpoint operating system. Although the effort to develop this implementation was non-trivial, this initial work will facilitate the development of other implementations for other environments. Ultimately, implementations of the Microsoft Flash File System will become available on most platforms, therefore, becoming the defacto standard.

As the need for inter-system communication increases, it will become more and more important to have a standardized flash file system in place. Regardless of any of the opinions stated above, it only matters that the industry, as a whole, make a choice and allow that choice to become the standard.




Figure 3. Linked-List Pointer Connect Variable Length File Entries

3. Use an installable and extensible file system that requires the presence of flash memory without format to behave like a mechanical disk. This approach is used in the design and implementation of the Microsoft Flash File System. In DOS, this is implemented as a redirector, similar to a network drive or CD-ROM. Information stored with this file system is located using variable length linked list data structures stored in non-centralized directory entries. This eliminates set sector sizes which indirectly helps to minimize fragmentation, and maximizes the efficient use of flash memory (Figure 3). The primary problem with this approach is that not all systems have documented their available file system's interface. This will temporarily prevent developers from writing implementations that share common features.

- d. They do not support background cleanup or wear leveling on the flash memory because they only perform tasks that the operating system requests them to do. Background cleanup and wear leveling require a file system that has insight into managing the media. This can best be accomplished through a dedicated file system.
- e. Operating specific file structures in general are not designed to support structures which other operating systems may require. By designing an extensible file system, instead of using a lowest common denominator file system such as DOS, we can use one set of file structures for most operating systems.

In other words, a flash memory card formatted for Disk Emulator A may not be compatible in the same system running Disk Emulator B.



# Interfacing BootBlock Flash Memories to the MCS® 96 Family

by Brian Dipert  
Flash Memory Applications Engineer  
Intel Corporation

## Overview

This article reviews Intel BootBlock flash memory interface to MCS® 96 embedded processors. Three specific examples will illustrate various techniques and options available to the system designer. The article will also discuss general recommendations for all MCS 96/flash designs.

Intel's MCS 96 products, in conjunction with the BootBlock flash memory family, provide a powerful processor/memory combination for today's embedded control designs. MCS 96 devices are high-performance 16-bit microcontrollers with integrated memory and peripherals, including ports, timers, pulse width modulators and A/D converters. They easily handle high speed calculations and fast input/output operations.

Flash memory brings easy updateability to designs that in the past might have used ROM or EPROM for system code storage. Unlike battery-backed SRAM, flash memory is fully nonvolatile. Flash memory has demonstrated orders of magnitude better reliability, and much higher density, than EEPROM. Flash memory, with its much simpler cell structure, is also cheaper on a cost-per-bit basis than either SRAM or EEPROM.

BootBlock flash memory products have been specifically defined for the requirements of embedded control code storage. Features of these devices include:

- Blocked architecture (including a hardware-lockable "boot" block) integrates functions of multiple memories in one device
  - Boot block to replace boot ROM/EPROM
  - Main block to upgrade bulk-erase flash functionality
  - Two parameter blocks replace EEPROM, battery-backed SRAM
- x16 interfaces (on some devices)
  - High bandwidth read/write
- Multiple package proliferations
  - TSOP for space-constrained designs
- Fast read access time
  - High performance
- Automated write and erase
  - Simple update algorithms
- 3.3V-read operation (on some devices), and

- Multiple low power operation modes.
  - Ideal for battery-operated systems

## 80C198 Design Example

This design example interfaces the 28F001BX-B120 to the 80C198-16. The 80C198-16 is a 16 MHz member of the MCS 96 family, with an 8-bit external data bus and an integrated A/D converter. The 28F001BX-B120 is a 120ns tACC version of the 128 KByte x8 BootBlock flash memory family, with the boot block located at the bottom of the memory map (see Figure 1). A system diagram is shown in figure 2, with a corresponding system memory map in figure 3. This example highlights the following design techniques:

- Programmable logic utilization for generating higher-order flash memory addresses
- Flash memory address inversion to match the MCS 96 boot location
- Integrating external SRAM in the design

## Higher-Order Address Generation

Most members of the MCS 96 family are address pin-constrained to a 64 KByte memory map. To access the 128 KByte 28F001BX, plus any other external memory/peripheral devices, upper addresses are generated using the programmable logic device U4 as shown in Figures 2 and 3. Flash memory addresses A16-15 powerup and reset to "0"s, and are changed by writing the desired value to an internal two-bit "register" within the EPLD, using data bits D1-0. An alternate sources of upper address bits is the High Speed Outputs (HSO3-0) of the 80C198, if not used elsewhere in the design. As shown in Figure 3, 80C198 register, port and interrupt vector location are common to all "pages".




Figure 1. 28F001BX-B Device Memory Map






Figure 4. 28F001BX-B Memory Map  
(as it appears to the system after A13 address inversion)

If higher density flash memory is needed in this x8 design, the 256 KByte 28F002BX or 512 KByte 28F004BX can be used. Both of these devices offer 60ns speed bins, for high-performance no-wait-state read access.

## 80C196KR Family Design Overview

The 80C196KR product family consists of four devices (80C196KR, 80C196KQ, 80C196JQ and 80C196JQ) that differ in the size of SRAM and the number of integrated peripheral devices. They all communicate with external memory and logic through a 16-bit external data bus. If the 80C196KR family is used for the embedded processor, interface to flash memory is much simpler than in the earlier 80C198 example.

These microcontrollers integrate not only data SRAM but also code SRAM on-chip, in 128 or 256 byte densities. This code SRAM size is sufficient to store "page control" and flash update software. Therefore, external SRAM is only needed if internal data SRAM size is insufficient for the given application.

The 28F200BX or 28F400BX are the recommended BootBlock flash memory devices for the 80C196KR family. These flash memories both have x16 data bus interfaces, and their 60ns read speeds enable high-performance no-wait-state access. Both the 28F200BX and 28F400BX (see Figures 5 and 6) integrate 16 KByte boot blocks located at

Specification	80C198-16/Logic Timings (0 WS)	80C198-16/Logic Timings (1 WS)	28F001BX-B120 Timings	Unit
t <sub>ACC</sub> (Address to Output Delay)	110.5	235.5	120	ns
t <sub>CE</sub> (Chip Enable to Output)	110.5	235.5	120	ns
t <sub>OE</sub> (Output Enable to Output)	32.5	157.5	50	ns
t <sub>ELWL</sub> (Chip Enable Setup to Write Enable Going Low)	90	215	10	ns
t <sub>WLWH</sub> (Write Enable Pulse Width)	47.5	172.5	50	ns
t <sub>AVWH</sub> (Address Setup to Write Enable Going High)	137.5	262.5	50	ns
t <sub>DVWH</sub> (Data Setup to Write Enable Going High)	32.5	157.5	50	ns
t <sub>WHDH</sub> (Data Hold from Write Enable High)	10	10	10	ns
t <sub>WHAX</sub> (Address Hold from Write Enable High)	32.5	32.5	10	ns
t <sub>WHEH</sub> (Chip Enable Hold from Write Enable High)	32.5	32.5	10	ns

Table 1. Timing Analysis for 80C198-16/28F001BX-B120 Design (See Figure 2)

device addresses 0000h-3FFFh. This overlaps the MCS 96 2080h boot address, so no address "swapping" to relocate the boot block is required.

The 80C196KR family, like the 80C198, is address pin-constrained to a 64 KByte memory map. As in the 80C198 design example earlier, alternate means are used to "construct" upper system address bits and access the full density of the 28F200BX or 28F400BX. In this case, the port 1 outputs, if available, provide a straightforward means of implementing upper address bits. Since they power up and reset to "1"s, the port pins are inverted, as shown in Figure 7, to allow system boot from page "0" (see Figure 3).

### 8xC196NT Family Design Overview

The newly-introduced 8xC196NT and 8xC196NQ are upgraded versions of the 80C19KR. They retain the 80C196KR integrated code SRAM, and in addition include additional address pins. This raises the amount of directly-accessed external memory from 64 KBytes to 1 MByte, more than sufficient to handle the density of Intel's BootBlock flash memory devices. System address reconstruction using port pins is not needed in 8xC196NT family designs. Again, the recommended flash memories for these designs are the 28F200BX and 28F400BX.

### General MCS 96 Flash Memory Interface Recommendations

The following tips are common design techniques for all MCS 96 microcontroller designs.




Figure 5. 28F200BX-8 Device Memory Map

### Redirection of Interrupt Vectors

The design example and overviews described earlier all map the common MCS 96 boot location of 2080h to the boot block of the appropriate BootBlock flash memory. The boot block is hardware-lockable via the flash memory PWD input, and code in the boot block is not normally in-system updated. The boot block also stores the lower and upper interrupt vector tables, at system addresses 2000h-2013h and 2030h-203Fh, respectively. As flash memory system code is updated, the starting address locations of interrupt service routines correspondingly change. To encompass this change, point the primary interrupt vector table locations (in the boot block) to a secondary interrupt vector table at a fixed location in an updateable main or parameter block. As the system code is updated, this secondary vector table is also updated to reflect the new interrupt routine starting address locations.




Figure 6. 28F400BX-8 Device Memory Map



## 12V Converters

Intel flash memory devices require  $12V \pm 5\%$  for byte program and block erase. Where a voltage supply with these specifications is not already available to service other components of the system, a broad range of 12V converters is available that translate existing power supply voltages (higher or lower) to meet flash memory requirements. These converters have been optimized around one or several of the following key parameters:

- Current output
- Integration
- Minimal board space
- Lowest cost

Application note AP-357 "Power Supply Solutions for Flash Memory" (order number #292092) compares a wide range of 12V solutions against the above parameters. It is available from your local Intel or distributor sales office. The following vendors are representative of those offering 12V converters.

### Linear Technology Corporation

1630 McCarthy Blvd.  
Milpitas, CA 95035-7487  
(408) 432-1900

### Maxim Integrated Products

120 San Gabriel Drive  
Sunnyvale, CA 94086  
(408) 737-7600

### Motorola Semiconductor Inc.

616 West 24th St.  
Tempe, AZ 85282  
(800) 521-6274

### National Semiconductor

2900 Semiconductor Dr.  
P.O. Box 58090  
Santa Clara, CA 95052  
(408) 721-5000




Figure 7. High-Order Flash Memory Address Generation Using MCS 96 Port Pins

### PWD Control

The PWD input in BootBlock devices has several functions:

- "Unlocks" the boot block, when brought to 12V, for program/erase of this block
- Puts the device in a very low current draw "Deep Powerdown" mode when brought to VIL
- Terminates any BootBlock automation currently in progress when it transitions to VIL, and resets the flash memory to enable read of array data
- Blocks any unwanted writes to the flash memory during system powerup and powerdown, when at VIL

The design example shown in Figure 2 gates the BootBlock PWD input with a system RESET generated by any external RESET input (if present), and by the output of the MAX705 (U7). The MAX705 is a VCC monitoring circuit available from Maxim Integrated Products, and is representative of comparable offerings by several semiconductor vendors. If power consumption is a concern in the end design, the PWD input can be further gated by a MCS 96 port pin, to access Deep Powerdown mode. Since the boot block is typically programmed before the flash memory is soldered on the system board, no provision for 12V on the PWD input is shown in Figure 2. A hardware jumper is one way of accomplishing this, if required.

For more information on the products or concepts discussed in this article, please contact your local Intel or distributor sales office.

